


Semiconductor electronics




Solids

It is a state of matter which has a definite shape and a definite volume. The characteristic properties of the solid depends upon the nature of forces acting between their constituent particles (*i.e.* ions, atoms or molecules). Solids are divided into two categories.

Crystalline solids

(1) These solids have definite external geometrical form.

 $\left(2\right)$ lons, atoms or molecules of these solid are arranged in a definite fashion in all it's three dimensions.



- (4) They have well defined facets or faces.
- (5) They are ordered at short range as well as at long range.


(6) They are anisotropic, *i.e.* the physical properties like elastic modulii, thermal conductivity, electrical conductivity, refractive index have different values in different direction.

- (7) They have sharp melting point.
- (8) Bond strengths are identical throughout the solid.
- (9) These are considered as true solids.
- (10) An important property of crystals is their symmetry.

Amorphous or glassy solids

(1) These solids have no definite external geometrical form.

 $\left(2\right)$ lons, atoms or molecules of these solids are not arranged in a definite fashion.



- (3) Exar
- (4) They do not possess definite facets or faces.
- (5) These have short range order, and there is no long range order.
- (6) They are isotropic.
- (7) They do not have a sharp melting point.
- (8) Bond strengths vary.
- (9) These are considered as pseudo-solids or super cooled liquids.

(10) Amorphous solids do not have any symmetry.


Terms Related with Crystal Structure

(1) Crystal lattice : It is a geometrical arrangement of points in space where if atoms or molecules of a solid are placed, we obtain an actual crystal structure of the solid.

(2) **Basis :** The atoms or molecules attached with every lattice point in a crystal structure is called the basis of crystal structure.

•	•	•	•	•		
•	•	•	•	•		
•	•	•	•	•		
•	•	•	•	•		
Space lattice						
Basis containing two different ions						

(3) **Unit cell :** Is defined as that volume of the solid from which the entire crystal structure can be constructed by the translational repetition in three dimensions. The length of three sides of a unit cell (3*D*) are called primitives or lattice constant they are denoted by *a*, *b*, *c*



(4) **Primitive cell** : A primitive cell is $\frac{3}{1000}$ huminitial volume unit cell or the simple unit cell with particles and $\frac{3}{1000}$ the corners is a primitive unit cell and other types of unit cells are called non-primitive unit cells. There is only one lattice point per primitive cell.

(5) Crystallographic axis : The lines drawn parallel to the lines of intersection of the faces of the unit cell are called crystallographic axis.

All the crystals on the basis of the shape of their unit cells, have been divided into seven crystal systems as shown in the following table.

System	Lattice constants	Angle between lattice constants	Examples
Cubic β α β γ a b Number of lattices = 3	a = b = c	$\alpha = \beta = \gamma =$ 90°	Diamond, <i>NaCl, Li, Ag, Cu, NH₄Cl, Pb etc.</i>
Tetragonal $\beta \alpha$ γ b Number of lattices = 2	a = b≠ c	$\alpha = \beta = \gamma =$ 90°	White tin, <i>NiSO</i> 4 etc.
Orthorhombic			
β α β β α β	a≠b≠c	$\alpha = \beta = \gamma = 90^{\circ}$	<i>HgCl₂, KNO</i> 3, gallium <i>etc</i> .

Table 27.1 : Different crystal systems


Number of lattices = 4			
Monoclinic			
$\beta \alpha c c$ $\beta \alpha c c$ Number of lattices = 2	a≠b≠c	$\alpha = \gamma = 90^{\circ}$ and $\beta \neq 90^{\circ}$	KclO ₃ , FeSO ₄ etc.
Triclinic			
$\beta \alpha$	a≠b≠c	$\begin{array}{l} \alpha\neq\beta\neq\gamma\neq\\ 90^{\circ} \end{array}$	K ₂ Cr ₂ O ₇ , CuSO ₄ etc.
Number of lattices = 1			
Rhombo-hedral or Trigonal			
$\beta_{c} \gamma_{b}$ Number of lattices = 1	a = b = c	$\alpha = \beta = \gamma \neq 90^{\circ}$	Calcite, <i>As, Sb, Bi etc.</i>
Hexagonal	a = b≠ c	α = β = 90° and γ = 120°	Zn, Cd, Ni etc.
Number of lattices = 1			
D!((•		

Different Types of Symmetry in Cubic Lattices

(1) **Centre of symmetry :** An imaginary point within the crystal such that any line drawn through it intersects the surface of the crystal at equal distances in both directions.



(2) **Plane of symmetry :** It is **Bg. integrate** plane which passes through the centre of a crystal and divides it into two equal portions such that one part is exactly the mirror image of the other.



A cubical crystal possesses six diagonal plane of symmetry and three rectangular plane of symmetry.


(3) Axis of symmetry : It is an imaginary straight line about which, if the crystal is rotated, it will present the same appearance more than once during the complete revolution.

In general, if the same appearance of a crystal is repeated on rotating

through an angle $\frac{360^{\circ}}{n}$, around an imaginary axis, the axis is called an *n*-

fold axis.

Table 27.2 : A cubical crystal possesses in all 13 axis of symmetry



(4) Elements of symmetry : The total number of planes, axes and centre of symmetry possessed by a crystal are termed as elements of symmetry. A cubic crystal possesses a total of 23 elements of symmetry.

Planes of symmetry = (3+6) = 9,

Axes of symmetry = (3 + 4 + 6) = 13,


Centre of symmetry = 1.

Total number of symmetry elements = 23


More About Cubic Crystals

(1) Different lattice in cubic crystals : There are three lattice in the cubic system.

- (i) The simple cubic (sc) lattice.
- (ii) The body-centered cubic (bcc).
- (iii) The face-centered cubic (fcc).



(2) Atomic radius : The half of the distance between two atoms in contact is defined as atomic radius.



(3) Atoms per unit cell : An atom located at the corner of a unit cell of a lattice is shared equally by eight other unit cells in the three dimensional lattice. Therefore, each unit cell has 1/8° share of an atom at its each corner. Similarly, a face of the unit cell is common to the two unit cells in the lattice. Therefore, each unit cell has 1/2 share of an atom at its each face. The atom located at the centre of the unit cell belongs completely to the unit cell.

Let N, N and N be the number of atoms at the corners, centre and face of the unit cell respectively. Therefore the number of atoms per unit

cell is given by
$$N = N_b + \frac{N_f}{2} + \frac{N_f}{8}$$

(i) In sc lattice : $N_b = 0$, $N_f = 0$, $N_c = 8$ so N = 1

(ii) In *bcc* lattice : $N_b = 1$, $N_f = 0$, $N_c = 8$ so N = 2

(iii) In fcc lattice : $N_h = 0$, $N_f = 6$, $N_c = 8$ so N = 4

(4) Co-ordination number : It is defined as the number of nearest neighbours that an atom has in a unit cell. It depends upon structure.

(i) Simple cubic structure : Each atom has two neighbours along Xaxis, two along Y-axis and two along Z-axis so co-ordination number = 6.

(ii) Face-centred cubic structure: Every corner atom has four neighbours in each of the three planes XY, YZ, and ZX so coordination number = 12

(iii) Body-centred cubic structure: The atom of the body of the cell has eight neighbours at eight corner of the unit cell so co-ordination number = 8.

(5) Atomic packing fraction (or packing factor or relative packing density)

The atomic packing fraction indicates how close the atoms are packed together in the given crystal structure or the ratio of the volume occupied by atoms in a unit cell in a crystal and the volume of unit cell is defined as APF.

(i) For sc crystal : Volume occupied by the atom in the unit cell $=\frac{4}{3}\pi r^3 = \frac{\pi a^3}{6}$. Volume of the unit cell $=a^3$

Thus P.F. =
$$\frac{\pi a^3 / 6}{a^3} = \frac{\pi}{6} = 0.52 = 52\%$$

(ii) For *bcc* : P.F. = $\frac{\sqrt{3}\pi}{8} = 68\%$
(iii) For *fcc* : P.F. = $\frac{\pi}{3\sqrt{2}} = 74\%$

Density of unit (6) cell Density of unit $\frac{\text{Mass of the unit cell}}{\text{Volume of the unit cell}} = \frac{nA}{NV} = \frac{nA}{Na^3}$

cell = Na^3

where n = Number of atoms in unit cell (For *sc* lattice n = 1, for *bcc* lattice n = 2, for *fcc* lattice n = 4), A = atomic weight, N =Avogadro's number, V = Volume of the unit cell.

(7) Bond length : The distance between two nearest atoms in a unit cell of a crystal is defined as bond length.


(i) In a *sc* lattice : Bond length = a (ii) In a *bcc* lattice : Bond length $=\frac{\sqrt{3}a}{2}$ (iii) In a *fcc* lattice : Bond length $=\frac{a}{\sqrt{2}}$





Hexagonal Close Packed (HCP) Structure

The HCP structure also maximizes the packing fraction



- (1) $a = b \neq c^{(A)}$
- (2) Number of atoms per unit cell = 6
- (3) The volume of the hexagonal cell = $3\sqrt{2} a^3$
- (4) The packing fraction $=\frac{\pi\sqrt{2}}{6}$
- (5) Coordination number = 12
- (6) Magnesium is a special example of HCP lattice structure.

Bonding Forces in Crystals

The properties of a solid are mainly determined by the type of bonding that exists between the atoms. According to bonding in crystals they are classified into following types.

(1) lonic crystal : This type of bonding is formed due to transfer of electrons between atoms and consequent attraction between them.

(i) In NaCl crystal, the electron of Na atom is transferred to chlorine atom. In this way Na atom changes in to Na ion and Cl atom changes into Cl ion.

(ii) Cause of binding is electrostatic force between positive and negative ion.

(iii) These crystal are usually hard, brittle and possesses high melting and boiling point.

(iv) These are bad conductor of electricity.

(v) Common example are NaCl, CsCl, LiF etc.

(2) Covalent crystal : Covalent bonding is formed by sharing of electrons of opposite spins between two atoms

(i) The conductivity of these solids rise with rise in temperature.

(ii) These crystal posses high melting point.

(iii) Bonding between H, Cl molecules Ge, Si, Quartz, diamond etc. are common example of covalent bonding

(3) Metallic bonds : This type of bonding is formed due to attraction of valence (free) electrons with the positive ion cores

(i) Their conductivity decreases with rise of temperature.

(ii) When visible light falls on a metallic crystal, the electrons of atom absorb visible light, so they are opaque to visible light. However some orbital electrons absorb energy and reach in excited state. They then return to their normal states, remitting light of same frequency.

Common examples are Na, Li, K, Cs, Au, Hg etc.

(4) Vander waal's crystal : These crystal consists of neutral atoms or molecules bonded together in solid phase by weak, short range attractive forces called vander Waal's forces.

(i) This bonding is weakest and occurs in solid CO, methane, paraffin, ice, etc.

(ii) They are normally insulator, they are soft, easily compressible and posses low melting point.

(5) Hydrogen bonding : Hydrogen bonding is due to permanent dipole interaction.

(i) This bond is stronger than vander Waal's bond but much weaker than ionic and covalent bond.

(ii) They possesses low melting point.

(iii) Common examples are HO, HF etc.

Single, Poly and Liquid Crystals

(1) Single crystal : The crystals in which the periodicity of the pattern extends throughout the piece of the crystal are known as single crystals. Single crystals have anisotropic behaviour *i.e.* their physical properties (like mechanical strength, refractive index, thermal and electrical conductivity) are different along different directions. The small sized single crystals are called mono-crystals.


(2) Poly-crystals : A poly-crystal is the aggregate of the monocrystals whose well developed faces are joined together so that it has isotropic properties. Ceramics are the important illustrations of the poly-crystalline solids.

(3) Liquid crystals : The organic crystalline solid which on heating, to a certain temperature range becomes fluid like but its molecules remain oriented in a particular directions, showing that they retain their anisotropic properties, is called liquid crystal. These crystals are used in a liquid crystal displays (L.C.D.) which are commonly used in electronic watches, clocks and micro-calculators etc.

Energy Bands

This theory is based on the Pauli exclusion principle.

In isolated atom the valence electrons can exist only in one of the allowed orbitals each of a sharply defined energy called energy levels. But when two atoms are brought nearer to each other, there are alterations in energy levels and they spread in the form of bands.



Energy bands are of following types

(1) Valence thank of the sense sychood after and by id series of energy levels containing valence electrons is known as valence band. At 0 K, the electrons fills the energy levels in valence band starting from lowest one.

(i) This band is always filled with electrons.

(ii) This is the band of maximum energy.

(iii) Electrons are not capable of gaining energy from external electric field.

(iv) No flow of current due to electrons present in this band.

(v) The highest energy level which can be occupied by an electron in valence band at 0 K is called fermi level.

(2) Conduction band : The higher energy level band is called the conduction band.

(i) It is also called empty band of minimum energy.

(ii) This band is partially filled by the electrons.


UNIVERSAL 1536 Electronics

 $(\ensuremath{\textsc{iii}})$ In this band the electrons can gain energy from external electric field.

 $({\rm iv})$ The electrons in the conduction band are called the free electrons. They are able to move any where within the volume of the solid.

 $\left(v\right)$ Current flows due to such electrons.

(3) Forbidden energy gap (ΔE): Energy gap between conduction band and valence band $\Delta E_{\rho} = (C.B.)_{\min} - (V.B.)_{\max}$



(i) No free electron is present in forbidden energy gap.

 (ii) Width of forbidden energy gap depends upon the nature of substance.

(iii) As temperature increases (^), forbidden energy gap decreases (\downarrow) very slightly.

Properties	Conductors	Insulators	Semiconductors
Electrical conductivity	10^2 to 10^8 ${ m em}/m$	10 ⁻⁸ U/m	10^{-5} to 10° ${ m V}/m$
Resistivity	10^{-2} to 10^{-8} Ω - m (negligible)	10 ⁸ Ω- <i>m</i>	10^5 to $10^0 \ \Omega$ -m
Band structure	C.B.	$C.B.$ $\Delta E_{g} (large)$ $V.B.$	C.B. $ \Delta E_g \text{ (small)} $ $ \Psi $ V.B.
<i>Energy</i> gap (E_g)	Zero or very small	Very large; for diamond it is 6 <i>eV</i>	$Ge \rightarrow 0.7 \ eV$ $Si \rightarrow 1.1 \ eV$ $GaAs \rightarrow 1.3 \ eV$ $GaF_2 \rightarrow 2.8 \ eV$
Current carriers	Free electrons		Free electrons and holes
Condition of V.B. and C.B. at ordinary temperature	V.B. and C.B. are completely filled or C.B. is some what empty	V.B. – completely filled C.B. – completely unfilled	V.B. – somewhat empty C.B. – somewhat filled
Temperature co-efficient of resistance	Positive	Zero	Negative
Effect of temperature on conductivity	Decreases	—	Increases
Effect of temperature on resistance	Increases		Decreases
Examples	<i>Cu, Ag, Au, Na, Pt,</i> <i>Hg</i> etc.	Wood, plastic, mica, diamond, glass etc.	<i>Ge, Si, Ga, As</i> etc.
Electron density	$10^{29}/m^3$	—	$Ge \sim 10^{19} / m^3$ $Si \sim 10^{16} / m^3$

Table 27.3 : Types of solid

Holes in Semiconductors

(1) When an electron is removed from a covalent bond, it leaves a vacancy behind. An electron from a neighbouring atom can move into this vacancy, leaving the neighbour with a vacancy. In this way the vacancy formed is called hole (or cotter), and can travel through the material and serve as an additional current carriers.

 $(2)\,$ A hole is considered as a seat of positive charge, having magnitude of charge equal to that of an electron.

(3) Holes acts as virtual charge, although there is no physical charge on it.

(4) Effective mass of hole is more than electron.

(5) Mobility of hole is less than electron.

Intrinsic Semiconductors

 $({\bf l})$ A pure semiconductor is called intrinsic semiconductor. It has thermally generated current carriers

(2) They have four electrons in the outermost orbit of atom and atoms are held together by covalent bond

(3) Free electrons and holes both are charge carriers and $n_e~({\rm in}$ C.B.) = $n_h~({\rm in}$ V.B.)

(4) The drift velocity of electrons (v_e) is greater than that of holes (v_h)

(5) For them fermi energy level lies at the centre of the C.B. and V.B.

(6) In pure semiconductor, impurity must be less than 1 in $10^8 \ {\rm parts}$ of semiconductor.

(7) In intrinsic semiconductor

 $n_e^{(o)} = n_h^{(o)} = n_i$; where $n_e^{(o)} =$ Electron density in conduction band,

 $n_h^{(o)}$ = Hole density in V.B., n_i = Density of intrinsic carriers.

(8) The fraction of electrons of valance band present in conduction band is given by $f \propto e^{-E_g/kT}$; where E = Fermi energy or k = Boltzmann's constant and T = Absolute temperature

(9) Because of less number of charge carriers at room temperature, intrinsic semiconductors have low conductivity so they have no practical use.

(10) Number of electrons reaching from valence band to conduction band $n=AT^{3/2}e^{-E_g/2kT}$

Extrinsic Semiconductor

 $\left(l\right)$ An impure semiconductor is called extrinsic semiconductor

(2) When pure semiconductor material is mixed with small amounts of certain specific impurities with valency different from that of the parent material, the number of mobile electrons/holes drastically changes. The process of addition of impurity is called doping.



(3) **Pentavalent impurities :** The elements whose atom has five valance electrons are called pentavalent impurities e.g. *As, P, Sb etc.* These impurities are also called donor impurities because they donate extra free electron.

(4) **Trivalent impurities :** The elements whose each atom has three valance electrons are called trivalent impurities e.g. *In*, *Ga*, *Al*, *B*, *etc*. These impurities are also called acceptor impurities as they accept electron.

(5) The compounds of trivalent and pentavalent elements also behaves like semiconductors *e.g. GaAs, InSb, In P, GaP etc.*

(6) The number of atoms of impurity element is about 1 in 10^8 atoms of the semiconductor.

(7) In extrinsic semiconductors $n_e \neq n_h$

(8) In extrinsic semiconductors fermi level shifts towards valence or conduction energy bands.

(9) Their conductivity is high and they are used for practical purposes.


(10) In a doped extrinsic semiconductor, the number density of e^- of the conduction band (n) and the number density of holes in the valence band (n) differs from that in a pure semiconductor. If n is the number density of electron in conduction band or the number density of holes in valence band in a pure semiconductor then $n_e n_h = n_i^2$ (mass action law)

 $\frac{1}{2} = \frac{1}{2} = \frac{1}$

- $({\bf l}{\bf l})$ Extrinsic semiconductors are of two types
- (i) N-type semiconductor (ii) P-type semiconductor

N-Type Semiconductor

These are obtained by adding a small amount of pentavalent impurity to a pure sample of semiconductor (*Ge*).



(1) Majority charge carriers - Rige 27,00


Minority charge carriers - holes

- (2) n >> n; i >> i
- (3) Conductivity $\sigma \approx n \mu e$

(4) $\ensuremath{\,N\-}\xspace$ semiconductor is electrically neutral (not negatively charged)


(5) Impurity is called Donar impurity because one impurity atom generate one electron.

(6) Donor energy level lies just below the conduction band.






These are obtained by adding a small amount of trivalent impurity to a pure sample of semiconductor (Ge).



- (2) n >> n; i >> i
- (3) Conductivity $\sigma \approx n \ \mu \ e$

 $(4)\ {\it P}\mbox{-type}$ semiconductor is also electrically neutral (not positively charged)

- (5) Impurity is called Acceptor impurity.
- (6) Acceptor energy level lies just above the valence band.



Density of Charge Carriers

Due to thermal collisions, an electron can take up or release energy. Thus, occasionally a valence electron takes up energy and the bond is broken. The electron goes to the conduction band and a hole is created. And occasionally, an electron from the conduction band loses some energy, comes to the valence band and fills up a hole. Thus, new electron-hole pairs are formed as well as old electron-hole disappear. A steady-state situation is reached and the number of electron-hole pairs takes a nearly constant value. For silicon at room temperature (300 *K*), the number of these pairs is about $7 \times 10^{\circ} m$. For germanium, this number is about $6 \times 10^{\circ} /m$.

Table 27. 4 : Densities of charge carriers

Material	Туре	Density of conduction electrons (m ⁻³)	Density of holes (<i>m</i> ⁻³)
Copper	Conductor	9×10^{28}	0
Silicon	Intrinsic semiconductor	7×10^{15}	7×10^{15}
Silicon doped with phosphorus (1 part in 10 ⁶)	<i>N</i> -type semiconductor	5 × 10 ²²	1 × 10 ⁹


SELF SCORER 1538 Electronics	UNIVERSAL SELF SCORER	1538	Electronics
------------------------------	--------------------------	------	-------------

Silicon doped with	<i>P</i> -type	1×10^{9}	5 × 10 ²²
aluminium (1 part	semiconductor		
in 10 ⁶			

Conductivity of Semiconductor

(1) In intrinsic semiconductors n = n. Both electron and holes contributes in current conduction.

(2) When some potential difference is applied across a piece of intrinsic semiconductor current flows in it due to both electron and holes *i.e.* $i = i + i \Rightarrow i = eA[n_e v_e + n_h v_h]$






(3) As we know
$$\sigma = \frac{J}{E} = \frac{i}{AE}$$
. Hence conductivity of semiconductor

$$\sigma = e[n_e \mu_e + n_h \mu_h]$$
; where $v = \text{drift velocity of electron}$, $v = \text{drift}$

velocity of holes, *E* = Applied electric field $\mu_e = \frac{v_e}{E}$ = mobility of electron

and $\mu_h = \frac{v_h}{E}$ = mobility of holes

 $(4)\,$ Motion of electrons in the conduction band and of holes the valence band under the action of electric field is shown below



(5) At absolute zero temperature (0 K) conduction band of semiconductor is completely empty *i.e.* $\sigma = 0$. Hence the semiconductor behaves as an insulator.

P-N Junction Diode

When a *P*-type semiconductor is suitably joined to an *N*-type semiconductor, then resulting arrangement is called *P-N* junction or *P-N* junction diode




Fig. 27.17

(1) **Depletion region :** On account of difference in concentration of charge carrier in the two sections of *P-N* junction, the electrons from *N*-region diffuse through the junction into *P*-region and the hole from *P* region diffuse into *N*-region.

Due to diffusion, neutrality of both *N* and *P*-type semiconductor is disturbed, a layer of negative charged ions appear near the junction in the *P*-crystal and a layer of positive ions appears near the junction in *N*-crystal. This layer is called depletion layer

			- + $V_B $		
\oplus	\oplus	Ο	\oplus	Θ	Θ
\oplus	\oplus	Θ	\oplus	Θ	Θ
\oplus	\oplus	Θ	\oplus	Θ	Θ
Р		~	$\overline{\underline{V}}$		N

(i) The thickness of depletion layer is 1 $\frac{D}{micron} = 10^{\circ} m$.

(ii) Width of depletion layer
$$\propto \frac{Fig. 27.18_1}{Dopping}$$

(iii) Depletion is directly proportional to temperature.

(iv) The P-N junction diode is equivalent to capacitor in which the depletion layer acts as a dielectric.


(2) **Potential barrier :** The potential difference created across the *P-N* junction due to the diffusion of electron and holes is called potential barrier.

For Ge $V_B = 0.3V$ and for silicon $V_B = 0.7V$

On the average the potential barrier in *P-N* junction is ~ 0.5 V and the width of depletion region ~ 10 m.

So the barrier electric field
$$E = \frac{V}{d} = \frac{0.5}{10^{-6}} = 5 \times 10^5 \ V/m$$

(3) Some important graphs




(4) **Diffusion and drift cuFign?**, Pecause of concentration difference holes/electron try to diffuse from their side to other side. Only those holes/electrons crosses the junction, which have high kinetic energy. This diffusion results in an electric current from the *P*-side to the *N*-side known as diffusion current (i)

As electron hole pair (because of thermal collisions) are continuously created in the depletion region. There is a regular flow of electrons towards the *N*-side and of holes towards the *P*-side. This makes a current from the *N*-side to the *P*-side. This current is called the drift current (i).

Biasing

It means the way of connecting emf source to *P-N* junction diode. It is of following two types

(1) Forward biasing : Positive terminal of the battery is connected to the P-crystal and negative terminal of the battery is connected to N-crystal



(i) In forward biasing width of depletion layer decreases **Fig. 27.20**

(ii) In forward biasing resistance offered
$$R_{\rm max} \approx 10\Omega - 25\Omega$$

(iii) Forward bias opposes the potential barrier and for V > V a forward current is set up across the junction.

(iv) The current is given by $i = i_s (e^{eV/kT} - 1)$; where

 i_s = Saturation current, In the exponent $e = 1.6 \times 10^{\circ} C$,

k = Boltzmann's constant

(v) Cut-in (Knee) voltage : The voltage at which the current starts to increase rapidily. For Ge it is 0.3 V and for Si it is 0.7 V.





Fig. 27.21

(2) **Reverse biasing :** Positive terminal of the battery is connected to the N-crystal and negative terminal of the battery is connected to P-crystal




(i) In reverse biasing width of depletion layer increases

(ii) In reverse biasing resistance offered $R \approx 10 \Omega$

(iii) Reverse bias supports the potential barrier and no current flows across the junction due to the diffusion of the majority carriers.

(A very small reverse currents may exist in the circuit due to the drifting of minority carriers across the junction)

(iv) Break down voltage : Reverse voltage at which break down of semiconductor occurs. For Ge it is 25 V and for Si it is 35 V.



Reverse Breakdown


If the reverse biased voltage is too high, then breakdown of P-N junction diode occurs. It is of following two types


(1) **Zener breakdown :** When reverse bias is increased the electric field across the junction also increases. At some stage the electric field becomes so high that it breaks the covalent bonds creating electron, hole pairs. Thus a large number of carriers are generated. This causes a large current to flow. This mechanism is known as **Zener breakdown**.

(2) **Avalanche breakdown :** At high reverse voltage, due to high electric field, the minority charge carriers, while crossing the junction acquires very high velocities. These by collision breaks down the covalent bonds, generating more carriers. A chain reaction is established, giving rise to high current. This mechanism is called **avalanche breakdown**.

Special Purpose Diodes

(1) **Zener diode :** It is a highly doped p-n junction which is not damaged by high reverse current. It can operate continuously, without being damaged in the region of reverse background voltage. In the forward bias, the zener diode acts as ordinary diode. It can be used as voltage regulator





These are forward biased *P-N*-junctions which emits spontaneous radiation.




(3) **Photo diode:** Photodiode Fig. 27.25 a special type of photo-detector. Suppose an optical photons of frequency ν is incident on a semiconductor, such that its energy is greater than the band gap of the semiconductor (*i.e.* $h\nu > E$) This photon will excite an electron from the valence band to the conduction band leaving a vacancy or hole in the valence band.

Which obviously increase the conductivity of the semiconductor. Therefore, by measuring the change in the conductance (or resistance) of the semiconductor, one can measure the intensity of the optical signal.




(4) **Solar cells :** It is based on the photovoltic effect. One of the semiconductor region is made so thin that the light incident on it reaches the *P*-*N*-junction and gets absorbed. It converts solar energy into electrical energy.



INIVERSAL ELF SCORER 1540 Electronics

Rectifier is a circuit which converts ac to unidirectional pulsating output. In other words it converts ac to dc. It is of following two types

(1) Half wave rectifier : When the P-N junction diode rectifies half of the *ac* wave, it is called half wave rectifier



(iii) Output voltage is obtained across the load resistance R. It is not constant but pulsating (mixture of *ac* and *dc*) in nature .

 $(\ensuremath{\mathsf{iv}})$ Average output in one cycle

$$I_{dc} = \frac{I_0}{\pi}$$
 and $V_{dc} = \frac{V_0}{\pi}$; $I_0 = \frac{V_0}{r_f + R_L}$

(*r* = forward biased resistance)

(v) r.m.s. output :
$$I_{ms} = \frac{I_0}{2}, V_{ms} = \frac{V_0}{2}$$

(vi) The ratio of the effective alternating component of the output voltage or current to the dc component is known as ripple factor.

$$r = \frac{I_{ac}}{I_{dc}} = \left[\left(\frac{I_{ms}}{I_{dc}} \right)^2 - 1 \right]^{1/2} = 1.21$$

(vii) Peak inverse voltage (PIV) : The maximum reverse biased voltage that can be applied before commoncement of Zener region is called the PIV. When diode is not conducting PIV across it = $V_{\rm c}$

(viii) Efficiency : It is given by %
$$\eta = \frac{P_{out}}{P_{in}} \times 100 = \frac{40.6}{1 + \frac{r_f}{R_L}}$$


If
$$R >> r$$
 then $\eta = 40.6\%$


If
$$R = r$$
 then $\eta = 20.3\%$

ac.

(ix) Form factor =
$$\frac{I_{ms}}{I_{dc}} = \frac{\pi}{2} = 1.57$$

(x) The ripple frequency (ω) for half wave rectifier is same as that of





(i) During positive half cycle Diode : D forward biased → reverse biased D. Output signal \longrightarrow obtained due to D only (ii) During negative half cycle Diode : D ם . forward biased \rightarrow obtained due to D only Output signal -(iii) Fluctuating dc Filter \rightarrow constant *dc*.

(iv) Output voltage is obtained across the load resistance $R_{\rm r}$. It is not constant but pulsating in nature.

(v) Average output :
$$V_{av} = \frac{2V_0}{\pi}$$
, $I_{av} = \frac{2I_0}{\pi}$
(vi) *r.m.s.* output : $V_{ms} = \frac{V_0}{\sqrt{2}}$, $I_{ms} = \frac{I_0}{\sqrt{2}}$

(vii) Ripple factor : r = 0.48 = 48%

(viii) Ripple frequency : The ripple frequency of full wave rectifier = 2 \times (Frequency of input *ac*)


(ix) Peak inverse voltage (PIV) : It's value is 2V

(x) Efficiency :
$$\eta_{\%} = \frac{81.2}{1 + \frac{r_f}{R_L}}$$
 for $r < R$, $\eta = 81.2\%$

(3) Full wave bridge rectifier : Four diodes D_{i} , D_{j} , D_{j} and D_{j} are used in the circuit.

During positive half cycle D and D are forward biased and D and D are reverse biased

During negative half cycle D and D are forward biased and D and D are reverse biased



Transistor

 $\left(l\right)$ The name of this electronic device is derived from it's fundamental action transfer resistor.

(2) Transistor does not need any heater or hot filament, transistor is small in size and light in weight.

 $(\mathbf{3})$ Transistor in general is known as bipolar junction transistor.

(4) Transistor is a current operated device.

(5) It consists of three main regions


(i) **Emitter** (E): It provides majority charge carriers by which current flows in the transistor. Therefore the emitter semiconductor is heavily doped.

(ii) Base (B): The based region is lightly doped and thin.

(iii) Collector (C) : The size of collector region is larger than the two other regions.


(6) Junction transistor are of two types :

(i) NPN transistor : It is formed by sandwiching a thin layer of P-type semiconductor between two N-type semiconductors



 \ln NPN transistor electrons are majority charge carriers and flow from emitter to base.

(ii) *PNP* transistor : It is formed by sandwiching a thin layer of *N*-type semiconductor between two *P*-type semiconductor



In *PNP* transistor holes are majority charge carriers and flow from emitter to base.

In the symbols of both $N\!P\!N$ and $P\!N\!P$ transistor, arrow indicates the direction of conventional current.

Working of Transistor

(1) There are four possible ways of biasing the two P-N junctions (emitter junction and collector junction) of transistor.

(i) Active mode : Also known as linear mode operation.

(ii) Saturation mode : Maximum collector current flows and transistor acts as a closed switch from collector to emitter terminals.

 $(\ensuremath{\text{iii}})$ Cut-off mode : Denotes operation like an open switch where only leakage current flows.

(iv) Inverse mode : The emitter and collector are inter changed.

Table 27.5 : Different modes of operation of a transistor


Operating mode	Emitter base bias	Collector base bias	
Active	Forward	Reverse	
Saturation	forward	Forward	
Cut off	Reverse	Reverse	
Inverse	Reverse	Forward	

(2) A transistor is mostly used in the active region of operation *i.e.* emitter base junction is forward biased and collector base junction is reverse biased.

(3) From the operation of junction transistor it is found that when the current in emitter circuit changes. There is corresponding change in collector current.

(4) In each state of the transistor there is an input port and an output port. In general each electrical quantity (V or I) obtained at the output is controlled by the input.

Table 27.6 : Circuit di	agram of <i>PNP/NPN</i>	transistor
-------------------------	-------------------------	------------




Transistor Configurations

A transistor can be connected in a circuit in the following three different configurations.

Common base (CB), Common emitter (CE) and Common collector (CC) configuration.


(1) **CB configurations :** Base is common to both emitter and collector .



(iii) Output voltage = V (iv) Output current = I

With small increase in emitter-base voltage V_{j} the emitter current I_{j} increases rapidly due to small input resistance.

(v) **Input characteristics :** If V_a = constant, curve between I and V_a is known as input characteristics. It is also known as emitter characteristics






Output characteristics : Variation of collector current I with V_a can be noticed for V_a between 0 to 1 V only. The value of V_a up to which the I changes with V_a is called knee voltage. The transistor are operated in the region above knee voltage.

Input characteristics of *NPN* transistor are also similar to the above figure but I and V_a both are negative and V_a is positive.

Dynamic input resistance of a transistor is given by

$$R_{i} = \left(\frac{\Delta V_{EB}}{\Delta I_{e}}\right)_{V_{CB} = \text{constant}} \{R \text{ is of the order of 100 } \Omega\}$$

(vi) **Output characteristics :** Taking the emitter current *i* constant, the curve drawn between *I* and *V* are known as output characteristics of *CB* configuration.




Dynamic output resistance $R_o = \frac{\text{Fig.} 43735}{\Delta i_C}_{i_c}$


(2) CE configurations : Emitter is common to both base and collector.


constant

The graphs between voltages and currents when emitter of a transistor is common to input and output circuits are known as CE characteristics of a transistor.



Input characteristics : Input characteristics : Inp





Field-Effect Transistor

The low input impedance of the junction transistor is a handicap in certain applications. In addition, it is difficult to incorporate large numbers of them in an integrated circuit and they consume relatively large amounts of power. The field-effect transistor (FET) lacks these disadvantages and is widely used today although slower in operation than junction transistors.




Fig. 27.39 An *n*-channel FET consists of a block of *N*-type material with contacts at each end together with a strip of *P*-type material on one side that is called the gate. When connected as shown, electrons move from the source terminal to the drain terminal through the *N*-type channel. the *PN* junction is given a reverse bias, and as a result both the *N* and *P* materials near the junction are depleted on charge carriers. The higher the reverse potential on the gate, the larger the depleted region in the channel and the fewer the electrons available to carry the current. Thus the gate voltage controls the channel current. Very little current passes through the gate circuit owing to the reverse bias, and the result is an extremely high input impedance. FET is uni-polar.

Transistor as an Amplifier

A device which increases the amplitude of the input signal is called amplifier.





Fig. 27.40

The transistor can be used as an amplifier in the following three configuration $% \left({{{\left[{{{\left[{{{c_{1}}} \right]}} \right]}_{m}}}} \right)$

(i) CB amplifier (ii) CE amplifier (iii) CC amplifier



(i)
$$i_e = i_b + i_C$$
; $i = 5\%$ of i and $i = 95\%$ of i


(ii) V < V

(iii) Net collector voltage V = V - iR

When the input signal (signal to be amplified) is fed to the emitter base circuit, it will change the emitter voltage and hence emitter current. This in turn will change the collector current (*i*). This will vary the collector voltage V_{i} . This variation of V_{i} will appear as an amplified output.

(iv) Input and output signals are in same phase

(2) *NPN* transistor as *CE* amplifier



Different Gains in CE/CB Amplifiers

(I) Transistor as CB amplifier

(i) *ac* current gain
$$\alpha_{ac} = \frac{\text{Small change in collectorcurrent}(\Delta i_c)}{\text{Small change in collectorcurrent}(\Delta i_e)}$$

V (constant)

(ii) dc current gain
$$\alpha_{dc}(\text{or}\alpha) = \frac{\text{Collectorcurrent}(i_c)}{\text{Emitter current}(i_e)}$$

valve of α_{t} lies between 0.95 to 0.99

(iii) Voltage gain
$$A_v = \frac{\text{Change in output voltage}(\Delta V_o)}{\text{Change in input voltage}(\Delta V_i)}$$

 \Rightarrow A = α × Resistance gain

(iv) Power gain = $\frac{\text{Change in output power}(\Delta P_o)}{\text{Change in input power}(\Delta P_c)}$

$$\Rightarrow$$
 Power gain = α_{ac}^2 × Resistance gain

(2) Transistor as CE amplifier

(i) *ac* current gain
$$\beta_{ac} = \left(\frac{\Delta i_c}{\Delta i_b}\right) \quad V_a = \text{constant}$$

(ii)
$$dc$$
 current gain $\beta_{dc} = \frac{i_c}{i_p}$

iii) Voltage gain :
$$A_v = \frac{\Delta V_o}{\Delta V_i} = \beta_{ac} \times \text{Resistance gain}$$

(iv) Power gain =
$$\frac{\Delta P_o}{\Delta P_i} = \beta_{ac}^2 \times \text{Resistance gain}$$

(v) Trans conductance (g): The ratio of the change in collector current to the change in emitter base voltage is called trans conductance. $i_{c} = c_{c} = \frac{\Delta i_{c}}{\Delta c_{c}} = \Delta l_{c} = \frac{A_{V}}{C} + R = 1$ and resistance

$$e_{E} g_{m} = \frac{1}{\Delta V_{EB}} \text{ Also } g_{m} = \frac{1}{R_{L}}; R = \text{Load resistance}$$

(3) Relation between
$$\alpha$$
 and β : $\beta = \frac{\alpha}{1-\alpha}$ or $\alpha = \frac{\beta}{1+\beta}$

Transistor as an Oscillator

(1) It is defined as a circuit which generates an *ac* output signal without any externally applied input signal.

Audio frequency oscillators generates signals of frequencies ranging from a few Hz to 20 kHz and radio frequency oscillators have a range from few kHz to MHz.

(2) In an oscillator the frequency, waveform, and magnitude of *ac* power generated is controlled by circuit itself.

(3) An oscillator may be considered as amplifier which provides it's own input signal.

 $\left(4\right)$ The essential of a transistor oscillator are


(i) **Tank circuit :** Parallel combination of *L* and *C*. This network $1 \sqrt{1}$


resonates at a frequency $v_0 = \frac{1}{2\pi} \sqrt{\frac{1}{LC}}$.


(ii) **Amplifier :** It receives dc power from the battery and converts into ac power.

The amplifier increases the strength of oscillations.

(iii) Feed back circuit : This circuit supplies a part of the collector energy to the tank circuit.









A tank circuit (*L*-*C* circuit) is connected in the base-emitter circuit, in which the capacitance *C* is kept variable. By changing *C* oscillations of a desired frequency can be obtained. An inductance coil L' connected in the collector-emitter circuit is coupled to coil *L*.

On completion of the circuit electrical oscillations are developed in the tank circuit. The circuit amplifies these oscillations. A part of the amplifies signal in the collector circuit is fed back in the base circuit by the coupling between L and L. Due to this feed back amplitude of oscillation builds up till power dissipation in the oscillatory circuit becomes equal to power fedback. In this state the amplitude of oscillations becomes constant.

The oscillations can be transferred to an external circuit by mutual induction in a coil connected in that circuit.

(6) **Need for positive feedback :** The oscillations are damped due to the presence of some inherent electrical resistance in the circuit. Consequently, the amplitude of oscillations decreases rapidly and the oscillations ultimately stop. Such oscillations are of little practical importance. In order to obtain oscillations of constant amplitude, we make an arrangement for regenerative or positive feedback from the output circuit to the input circuit so that the losses in the circuit can be compensated.




Fig. 27.45 Table 27.7: Comparison between CB, CE and CC amplifier

Characteristic	Amplifier		
	СВ	CE	СС
Input resistance (<i>R_i</i>)	≈ 50 to 200 Ω low	≈ 1 to 2 <i>k</i> Ω medium	≈ 150 – 800 <i>k</i> Ω high
Output resistance (R_o)	≈ 1 – 2 $k\Omega$ high	≈ 50 <i>k</i> Ω medium	$\approx k\Omega$ low
Current gain	0.8 – 0.9 low	20 – 200 high	20 – 200 high
Voltage gain	Medium	High	Low
Power gain	Medium	High	Low
Phase difference between input and output voltages	Zero	180°	Zero
Used as amplifier for	current	Power	Voltage

Digital Electronics



Decimal and Binary Number System

(1) **Decimal number system :** In a decimal number system, we have ten digits *i.e.* 0, 1, 2, 3, 4, 5, 6, 7, 8, 9.

A decimal number system has a base of ten (10)

e.g. 1971 = 1000 + 900 + 70 + 1

$$\int_{\text{MSD}} 1 = 1 \times 10^{\circ} + 9 \times 10^{\circ} + 7 \times 10^{\circ} + 1 \times 10^{\circ}$$

LSD = Least significant digit

MSD = Most significant digit

(2) **Binary number system :** A number system which has only two digits *i.e.* 0 (Low) and 1 (High) is known as binary system. The base of binary number system is 2.

(i) Each digit in binary system is known as a bit and a group of bits is known as a byte.

(ii) The electrical circuit which operates only in these two state *i.e.* 1 (On or High) and 0 (*i.e.* Off or Low) are known as digital circuits.

Table 27. 8 : Different names for the digital signals

	6	
State Code	1	0
	On	Off
	Up	Down
	Close	Open
Name for the State	Excited	Unexcited
	True	False
	Pulse	No pulse
	High	Low
	Yes	No

(3) Decimal to binary conversion

(i) Divide the given decimal number by 2 and the successive quotients by 2 till the quotient becomes zero.

(ii) The sequence of remainders obtained during divisions gives the binary equivalent of decimal number.

(iii) the most significant digit (or bit) of the binary number so obtained is the last remainder and the least significant digit (or bit) is the first remainder obtained during the division.

For Example : Binary equivalence of 61

2	61	Remainder
2	30	1 LSD
2	15	0

2	7	1
2	3	1
2	1	1
	0	1 MSD


 \Rightarrow (61) = (111101)

(4) **Binary to decimal conversion :** The least significant digit in the binary number is the coefficient of 2 with power zero. As we move towards the left side of LSD, the power of 2 goes on increasing.


For Example : (11111100101) = $1 \times 2^{*} + 1 \times 2^{*} + 0 \times 2^{*} + 0 \times 2^{*} + 0 \times 2^{*} + 1 \times 2^{*} = 2021$

Voltage Signal

(1) **Analogue voltage signal :** The signal which represents the continuous variation of voltage with time is known as analogue voltage signal



(2) **Digital voltage signal :FigherAdd** which has only two values. *i.e.* either a constant high value of voltage or zero value is called digital voltage signal




Boolean Algebra

(1) In Boolean algebra only two states of variables (0 and 1) are allowed.

Fig. 27.47

(2) The variables (A, B, C) of Boolean Algebra are subjected to three operations.

(i) **OR Operation :** Represented by (+) sign




Boolean expression Y = A**Fig27.48**

When switch A or B is closed – Bulb glows

(ii) AND Operation : Represented by (\cdot) sign


Boolean expression $Y = A \cdot B$

When switches A and B both are closed – Bulb glows



(iii) NOT Operation : Represented by bar over the variables

Boolean expression $Y = \overline{A}$



 $A \text{ ON} \rightarrow \text{Contact}$ at T is broken $\rightarrow \text{Lamp OFF}$

(3) Basic Boolean postulætes29788 laws

(i) Boolean Postulates :
$$0 + A = A$$
, $1 \cdot A = A$,

$$1 + A = 1$$
, $0 \cdot A = 0$

 $A + \overline{A} = 1$

- (ii) Identity law : A + A = A, $A \cdot A = A$
- (iii) Negation law : A = A

(iv) Commutative law : A + B = B + A, $A \cdot B = B \cdot A$

- (v) Associative law : (A+B) + C = A + (B+C),
 - $(A \cdot B) \cdot C = A \cdot (B \cdot C)$
- (vi) Distributive law : $A \cdot (B+C) = A \cdot B + A \cdot C$
 - $(A + B) \cdot (A + C) = A + BC$
- (vii) Absorption laws : $A + A \cdot B = A$, $A \cdot (A + B) = A$

$$A \cdot (A + B) = A \cdot B$$

(viii) Boolean identities : $A + \overline{A} B = A + B$, $A(\overline{A} + B) = AB$,

A + BC = (A + B)(A + C), $(\overline{A} + B) \cdot (A + C) = \overline{AC} + AB$

(ix) **De Morgan's theorem** : It states that the complement of the whole sum is equal to the product of individual complements and vice versa *i.e.* $\overline{A+B} = \overline{A} \cdot \overline{B}$ and $\overline{A \cdot B} = \overline{A} + \overline{B}$

Logic Gates and Truth Table

(1) **Logic gate :** The digital circuit that can be analysed with the help of Boolean algebra is called logic gate or logic circuit. A logic gate has two or more inputs but only one output.

There are primarily three logic gates namely the OR gate, the AND gate and the NOT gate.

(2) **Truth table :** The operation of a logic gate or circuit can be represented in a table which contains all possible inputs and their corresponding outputs is called the truth table. To write the truth table we use binary digits 1 and 0.

The 'OR' Gate


(1) It has two inputs (A and B) and only one output (γ)

(2) Boolean expression is Y = A + B and is read as "Y equals A OR B"





(3) Realization of OR gate



None of the diode conducts

the out voltage at Y= Battery voltage =1

(4) Truth table for 'AND' gate

А	В	$Y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

The 'NOT' Gate

(1) It has only one input and only one output.

(2) Boolean expression is $Y = \overline{A}$ and is read as "y equals not A"




Fig 27.55 : Logical symbol of NOT gate

(3) **Realization of NOT gate :** The transistor is so biased that the collector voltage $V_{\alpha} = V$ (Voltage corresponding to 1 state)

The resistors *R* and *R* are so chosen that if the input is low *i.e. O*, the transistor is in the cut off and hence the voltage appearing at the output will be the same as applied *V*. Hence Y = V (or state 1)

If the input is high, the transistor current is in saturation and the net voltage at the output Y is 0 (in state 0)



(4) Truth table for NOT gatig: 27.56

А	$Y = \overline{A}$
0	1
1	0

Combination of Logic Gates

(1) The 'NAND' gate : From 'AND' and 'NOT' gate




Fig. 27.57

(i) A = 0, B = 0

- Both diodes D and D do not conduct and hence Y = 0
- (ii) A = 0, B = 1
- D = Does not conducts, D = Conducts, hence Y = 1
- (iii) A = 1, B = 0
- D =Conducts, D =Does not conduct, hence Y = 1

(iv) A = 1, B = 1

Both D and D conducts, hence Y = 1

(4) Truth table for 'OR' gate

А	В	Y = A + B
0	0	0
0	1	1
1	0	1
1	1	1


The 'AND' Gate

(1) It has two inputs (A and B) and only one output ($\ensuremath{\mathcal{Y}}\xspace)$

(2) Boolean expression is $Y = A \cdot B$ is read as " Y equals A AND B"



(3) Realization of AND gate



(i) A = 0, B = 0

The voltage supply through R is forward biasing diodes D and D (offers low resistance) the voltage V would drop across R

The output voltage at Y = the voltage across diode = 0

(ii) A = 0, B = 1

D = conducts, D = Not Conducts

the out voltage at ${\it Y}\!\!=$ The voltage across the diode (D) =0

(iii) A = 1, B = 0

D =Conducts, D =Not conducts


the out voltage at Y= The voltage across the diode (D) =0

iv) A = 1, B = 1

Boolean expression and truth table : $Y = \overline{A \cdot B}$

A	В	$Y' = A \cdot B$	Y
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

(2) The 'NOR' gate : From 'OR' and 'NOT' gate






Fig. 27.58 Boolean expression and truth table : $Y = \overline{A + B}$


A	В	Y' = A + B	Y
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

(3) The 'XOR' gate : From 'NOT', 'AND' and 'OR' gate. Known as exclusive OR gate.

or


The logic gate which gives high output (i.e., 1) if either input A or input B but not both are high (i.e. 1) is called exclusive OR gate or the XOR gate.

It may be noted that if both the inputs of the XOR gate are high, then the output is low (i.e., 0).



Boolean expression and tFight2359e : $Y = A \oplus B = \overline{AB} + A\overline{B}$

А	В	Y
0	0	0
0	1	1






Fig. 27.60 Boolean expression : $Y = A \odot B = \overline{A} \overline{B} + AB$

Logic Gates Using 'NAND' Gate

The NAND gate is the building block of the digital electronics. All the logic gates like the OR, the AND and the NOT can be constructed from the NAND gates.

$({\bf l})$ Construction of the 'NOT' gate from the 'NAND' gate

(i) When both the inputs (A and B) of the NAND gate are joined together then it works as the NOT gate.



Fig. 27.61

(ii) Truth table and logic symbol

Input	Output
A = B	Y
0	1
1	0

(2) Construction of the 'AND' gate from the 'NAND' gate

(i) When the output of the NAND gate is given to the input of the NOT gate (made from the NAND gate), then the resultant logic gate works as the AND gate





Fig. 27.62 (ii) Truth table and logic symbol

А	В	Y	Y
0	0	1	0
0	1	1	0
1	0	1	0
1	1	0	1

(3) Construction of the 'OR' gate by the 'NAND' gate

(i) When the outputs of two NOT gates (obtained from the NAND gate) is given to the inputs of the NAND gate, the resultant logic gate works as the OR gate



(ii) Truth table and logic symbol

А	В	\overline{A}	\overline{B}	Ŷ
0	0	1	1	0
0	1	1	0	1
1	0	0	1	1
1	1	0	0	1

Valve Electronics




 (\mathfrak{l}) Free electron in metal experiences a barrier on surface due to attractive Coulombian force.

(2) When kinetic energy of electron becomes greater than barrier potential energy (or binding energy E_b) then electron can come out of the surface of metal.

(3) **Fermi energy** (*E*) : Is the maximum possible energy possessed by free electron in metal at 0K temperature

- (i) In this energy level, probability of finding electron is 50%.
- (ii) This is a reference level and it is different for different metals.

(4) **Threshold energy (or work function** W**)** : Is the minimum energy required to take out an electron from the surface of metal. Also W = E - E



- (5) Four processes of electron emission from a metal are
- (i) Thermionic emission
- (ii) Photoelectric emission
- (iii) Field emission
- (iv) Secondary emission

Thermionic Emission

(1) The phenomenon of ejection of electrons from a metal surface by the application of heat is called thermionic emission and emitted electrons are called thermions and current flowing is called thermion current.

- (2) Thermions have different velocities.
- (3) This was discovered by Edison

(4) Richardson – Dushman equation for current density (*i.e.* electric current emitted per unit area of metal surface) is given as


$$J = AT^{2}e^{-W_{0}/kT} = AT^{2}e^{-\frac{qv}{kT}} = AT^{2}e^{-\frac{11600}{T}}$$

where A = emission constant = $12 \times 10^4 \text{ amp}/\text{ m-K}$, k = Boltzmann's constant, T = Absolute temp and W = work function.

(5) The number of thermions emitted per second per unit area () depends upon following :

(i)
$$J \propto T^2$$
 (ii) $J \propto e^{-W_0}$

Table 27.9: Types of thermionic emitters



Vacuum Tubes and Thermionic Valves

 Those tubes in which electrons flows in vacuum are called vacuum tubes.


(2) These are also called valves because current flow in them is unidirectional.

(3) Vacuum in vacuum tubes prevents the emission of secondary electrons and burning of heated filament (which will happen if we use air in place of vacuum)

(4) Every vacuum tube necessarily contains two electrodes out of which one is always electron emitter (cathode) and another one is electron collector (anode or plate).


(5) Depending upon the number of electrodes used the vacuum tubes are named as diode, triode, tetrode, pentode.... respectively, if the number of electrodes used are 2, 3, 4, 5.... respectively.

Diode Valve



- (1) Inventor : Fleming
- (2) Principle : Thermionic emission
- (3) Number of electrodes : Two

(4) Working : When plate potential (V_p) is positive, plate current (i_n) flows in the circuit (because some emitted electrons reaches to plate). If $+V_p$ increases i_p also increases and finally becomes maximum (saturation).



(5) Space charge : If V_p is zero or negative, then electrons collect around the plate as a cloud which is called space charge. space charge decreases the emission of electrons from the cathode.

Characteristic Curves of a Diode

A graph represents the variation of i_p with V_p at a given filament current (i_f) is known as characteristic curve.




Fig. 27.68 The curve is not linear hence diode valve is a non-ohmic device.

(1) Space charge limited region (SCLR) : In this region current is space charge limited current.

Also $i_p \propto V_p^{3/2} \Rightarrow i_p = k V_p^{3/2}$; where k is a constant depending on metal as well as on the shape and area of the cathode. This is called child's law.

(2) Linear region (LR) : In this region $i_p \propto V_p$

(3) Saturated region (SR) or temperature limited region (TLR) : In this part, the current is independent of potential difference applied between the cathode and anode.

$$i_p \neq f(V_p)$$
, $i_p = f$ (Temperature)

The saturation current follows Richardson Dushman equation i.e. $i = AST^2 e^{-\phi_0 / kT}$: Here

A = Emission constant =
$$\frac{4\pi mek^2}{h^3} amp / m^2 - k^2$$

S = Area of emitter in m^2 ; T = Absolute temperature in K

 ϕ_0 =Work function of metal in Joule; k =Boltzmann constant

The small increase in \dot{l}_p after saturation stage due to field emission is known as Shottkey effect.

- (4) Diode resistance
- (i) Static plate resistance or dc plate resistance : $R_p = \frac{V_p}{i}$.

(ii) Dynamic or ac plate resistance : If at constant filament current, a small change ΔV in the plate potential produces a small change Δi_n in the plate current, then the ratio ΔV_p / Δi_p is called the dynamic resistance, or

the 'plate resistance' of the diode
$$r_p = \frac{\Delta V_p}{\Delta i_p}$$
.


 $\label{eq:constraint} \mbox{(iii) In SCLR}: r_p < R_p \mbox{,} \qquad \mbox{(iv) In TLR}: R_p < r_p \mbox{ and } r_p = \infty \mbox{.}$ (5) Uses of diode valve

(i) As a rectifier (ii) As a detector (iii) As a transmitter (iv) As a modulator

Diode Valve as a Rectifier

Rectifier is a device which converts ac into dc

(1) Half wave rectifier : The circuit of half wave rectifier is shown below. In the first half cycle of ac input the diode conducts and in the second half cycle it does not conducts. Thus half of the input cycle appear as output.



(A) Half wave rectifier

(B) Output signal

- (i) Output voltage is not constant but pulsating in nature.
- (ii) It is a mixture of *ac* and *dc*.
- (iii) The *dc* values of the half wave output are given by

$$V_{d.c.} = \frac{V_0}{\pi}$$
 and $i_{d.c.} = \frac{i_0}{\pi}$

(iv) The *r.m.s.* values of the half wave output are given by

$$V_{ms} = \frac{V_0}{2}$$
 and $i_{ms} = \frac{i_0}{2}$

(v) The ratio of the effective alternating component to the direct component of the output voltage or current is called ripple factor

$$r = \frac{i_{a.c.}}{i_{d.c.}} = \sqrt{\left(\frac{i_{mus}}{i_{d.c.}}\right)^2 - 1} = \sqrt{\left(\frac{\pi}{2}\right)^2 - 1} = 1.21 = 121\%$$

(vi) Efficiency of half wave rectifier is given by


$$\eta = \frac{P_{d.c.}}{P_{a.c.}} \times 100\% = \frac{40.6}{1 + \frac{r_p}{R_L}}\%$$

The maximum efficiency (for R >> r) = 40.6%

(vii) Form factor
$$=\frac{i_{ms}}{i_{d.c.}}=\frac{V_{ms}}{V_{d.c.}}=\frac{\pi}{2}=1.57$$

(viii) Ripple frequency = Frequency of input ac = ω

(2) **Full wave rectifier :** It consist of two diodes D and D. They conducts alternately during positive and negative half cycle of input *ac* and a unidirectional (or *dc*) current flows in output





(B) Output signal

(i) The average or dc output values are **Fig. 27.70**

$$V_{d.c.} = \frac{2V_0}{\pi}$$
 and $i_{d.c.} = \frac{2i_0}{\pi}$

(ii) It is a mixture of ac and dc

(iii) The *r.m.s.* values of the half wave output are given by

$$V_{ms} = \frac{V_0}{\sqrt{2}} \text{ and } i_{ms} = \frac{i_0}{\sqrt{2}}$$

(iv) Ripple factor $r = \sqrt{\left(\frac{\pi}{2\sqrt{2}}\right)^2 - 1} = 0.48 = 48\%$

(v) Efficiency of half wave rectifier is given by

$$\eta = \frac{P_{d.c.}}{P_{a.c.}} \times 100\% = \frac{81.2}{1 + \frac{r_p}{R_t}}\%$$

The maximum efficiency (for R >> r) = 81.2%

(vii) Form factor
$$=\frac{i_{ms}}{i_{d.c.}} = \frac{V_{ms}}{V_{d.c.}} = \frac{\pi}{2\sqrt{2}} = 1.11$$

(viii) Ripple frequency = Double of frequency of input ac = 2ω

Filter Circuit

Filter circuits smooth out the fluctuations in amplitude of ac ripple of the output voltage obtained from a rectifier.


(i) Filter circuit consists of capacitors or/ and choke coils.

(ii) A capacitor offers a high resistance to low frequency ac ripple (infinite resistance to dc) and a low resistance to high frequency ac ripple. Therefore, it is always used as a shunt to the load.

 $(\rm iii)$ A choke coil offers high resistance to high frequency ac, and almost zero resistance to dc. It is used in series.

- (iv) π Filter is best for ripple control.
- (v) For voltage regulation choke input filter (L-filter) is best.

Triode Valve



(1) Inventor : Dr. Lee De Foffigt 27.71

- (2) Principle : Thermionic emission
- (3) Number of electrodes : It consists of three electrodes.

(i) Filament (F) : It emits electron on heating.


(ii) Plate or anode (P) : It collect the electrons.

(iii) Control grid : It is a third electrode, also known as control grid, which controls the electrons going from cathode to plate. As a result grid controls the plate current. It is kept near the cathode with low negative potential.

When grid is given positive potential then plate current increases but in this case triode cannot be used for amplifier and therefore grid is normally not given positive potential.

When grid is given negative potential then plate current decreases but in this case grid controls plate current most effectively.

(4) **Working :** Plate of triode valve is always kept at positive potential w.r.t. cathode. The potential of plate is more than that of grid.



The variation of plate **Fig. 27.72** affects the plate current as follows $i_p = k \left(V_G + \frac{V_p}{\mu} \right)^{3/2}$; where μ = Amplification factor of triode value, k =

Constant of triode valve.

The value of V_{i} for which the plate current becomes zero is known as

the cut off voltage. For a given
$$V_p$$
, it is given by $V_G = -\frac{V_p}{\mu}$


Characteristics of Triode

The triode characteristics can be obtained under two sets of condition as

Static characteristics and dynamic characteristics

(1) Static characteristics : Graphical representation of V_i or V_i and i_j without any load

(i) **Static plate characteristic curve :** Graphical representation of i and V at constant V.



(ii) Static mutual characteristics curve : Graphical representation of i and V when V is kept constant





Fig. 27.74 (iii) Constant current characteristic curve : Graphical representation between V and V when i is constant.




(2) **Dynamic characteristics :** The curve plotted between i, V and V when the triode contains load in the plate circuit are called dynamics characteristics of diode.

(i) **Load line :** Voltage drop iR across load R which decreases the plate potential will be less then the supply voltage.

Plate voltage
$$V = V_{-} - iR \Rightarrow i_{p} = -\frac{1}{R_{L}}V_{p} + \frac{V_{pp}}{R_{L}}$$

This equation represents a straight line on the static plate characteristics, joining the points (V_{pp} , 0) on plate voltage axis and ($0, V_{pp} / R_L$) on plate current axis. This line known as load line.





(a) Points at which load line cuts the plate characteristic curves are called operating points.

(b) The slope of load line
$$AB = \frac{di_p}{dV_p} = -\frac{1}{R_L}$$

(c) In graph, $OA = V_{pp}$ = intercept of load line on V axis and

 $OB = V_{pp} / R_L$ = intercept of load line on i_p axis.

(d) Static plate characteristic + load line

Dynamic plate characteristic

Static mutual characteristic + load line

Dynamic mutual characteristic

Constants of Triode Valve

(1) Plate or dynamic resistance (r)

(i) The slope of plate characteristic curve is equal to 1

plateresistance

or ${\sf It}$ is the ratio of small change in plate voltage to the change in plate current produced by it, the grid voltage remaining constant. That is,

$$r_p = \frac{\Delta V_p}{\Delta i_p}, V_G = \text{constant}.$$





Fig. 27.77 (ii) It is expressed in kilo ohms $(K\Omega)$. Typically, it ranges from $8K\Omega$ to $40K\Omega$. The *r* can be determined from plate characteristics. It represents the reciprocal of the slope of the plate characteristic curve.

(iii) If the distance between plate and cathode is increased the r increases. The value of r is infinity in the state of cut off bias or saturation state.

(2) Mutual conductance (or *trans* conductance) (g)

(i) It is defined as the ratio of small change in plate current (Δi_p) to the corresponding small change in grid potential (ΔV_o) when plate



(ii) The value of $g_{\rm i}$ is equal to the slope of mutual characteristics of triode.

UNIVERSAL SELF SCORER 1552 Electronics

(iii) The value of $g_{.}$ depends upon the separation between grid and cathode. The smaller is this separation, the larger is the value of $g_{.}$ and vice versa.

(iv) In the saturation state, the value of $\Delta i_p=0$, $g_m=0$

(3) Amplification factor (μ): It is defined as the ratio of change in plate potential (ΔV_p) to produce certain change in plate current (Δi_p) to the change in grid potential (ΔV_g) for the same change in plate current

$$(\Delta i_p)$$
 i.e. $\mu = -\left(\frac{\Delta V_p}{\Delta V_g}\right)_{\Delta I_p = a \text{ constant}}$; negative sign indicates that V and V .

are in opposite phase.

(i) Amplification factor depends upon the distance between plate and cathode (d), plate and grid (d) and grid and cathode(d).

i.e.
$$\mu \propto d_{pg} \propto d_{pk} \propto \frac{1}{d_{gk}}$$


- (ii) The value of μ is greater than one.
- (iii) Amplification factor is unitless and dimensionless.

(4) **Relation between triode constants :** The triode constants are not independent of each other. They are related by the relation $\mu = r_p \times g_m$

The r_p and g_m depends on *i* in the following manner

$$r_p \propto i_p^{-1/3}$$
 , $g_m \propto i_p^{-1/3}$, μ does not depend on i_p


Above three constants may be determined from any one set of characteristic curves.



Triode as an Amplifiers

Amplifier is a device by which the amplitude of variation of *ac* signal voltage / current/ power can be increased


(1) The signal to be amplified (V) is applied in the grid circuit and amplified output is obtained from the plate circuit



(2) The voltage at grid is the sum of signal V and grid bias $V_{g} = V_{gg} + V_{i}$.

(3) Small change in grid voltage results in a large change in plate current so results in a large change in voltage across $R_L (V_0 = i_p R_L \Rightarrow \Delta V_0 = \Delta i_p R_L)$

(4) The linear portion of the mutual characteristic with maximum slope is chosen for amplification without distortion.




(i) For the positive half cycle of input voltage (V) : V becomes less negative, so *i* increases Fig. 27.81

(ii) For the negative half cycle of input voltage (V) : V becomes more negative, so *i* decreases

(iii) The phase difference between the output signal and input signal is 180° (or π)

(5) Voltage amplification



Current through the load resistance is given by $i_p = -\frac{\mu V_i}{r_p + R_L}$

$$\Rightarrow V_0 = i_p R_L = \frac{-\mu V_i R_L}{r_p + R_L} \Rightarrow \text{Voltage gain} = \frac{V_0}{V_i} = -\frac{\mu R_L}{r_p + R_L}$$

Numerically
$$A = \frac{\mu R_L}{r_p + R_L} = \frac{\mu}{1 + \frac{r_p}{R_L}}$$

(i) If $R = \infty \Longrightarrow A$ will be maximum and $A_{\mu} = \mu$


(Practically
$$A < \mu$$
)

(ii) If
$$r = R \Rightarrow A = \frac{\mu}{2}$$

(iii) Power at load resistance $P = i_p V_0 = i_p^2 R_L$

Condition for maximum power R = r

$$\therefore P_{\max} = \left(\frac{\mu V_i}{R_L + R_L}\right)^2 \times R_L = \frac{\mu^2 V_i^2}{4R_L}$$



 \mathcal{K} The most efficient packing of atoms in cubic lattice structure occurs for *fcc.*

The lattice for *NaCl* crystal is *fcc*.

E The space lattice of diamond is *fcc*. (The diamond structure may be viewed as two *fcc* structures displaced from each other by one quarter of a body diagonal).

E Carbon, silicon, germanium, tin can crystallize in the diamond structure.

K At room temperature $\sigma_{Ge} > \sigma_{Si}$

 $(n_i)_{Ge} \simeq 2.4 \times 10^{19} / m^3$ and $(n_i)_{Si} \simeq 1.5 \times 10^{16} / m^3$

 \mathscr{K} In a transistor circuit the reverse bias is high as compared to the forward bias. So that it may exert a large attractive force on the charge carriers to enter the collector region.

 \mathscr{E} Ge is more sensitive to heat since it's forbidden energy gap is smaller than that of silicon. Electrons from the valence band of Ge requires less energy to move from the valence band to conduction band.

South N-type as well as P-type semiconductor are neutral.

Semiconductor devices are current control devices.

The semiconductor devices are temperature sensitive devices.

 \swarrow The electric field setup across the potential barrier is of the order of $3 \times 10^{\circ}$ V/m for Ge and $7 \times 10^{\circ}$ V/m for Si.

An ideal junction diode when forward biased offers zero resistance. Voltage drop across such a junction diode is zero. In reverse biased diode offers infinite resistance and voltage drop across it is equal to voltage applied.

 \mathscr{L} A *P-N* junction diode can be considered to be equivalent to a capacitor with *P* and *N* regions acting as the plates of the capacitors and depletion layer as the dielectric medium.

✗ The mobility of electron is two-three times the mobility of holes. Therefore NPN devices are fast and hence preferred.

E If $E_g \simeq 0 \ eV$, the material is good conductor or metal and if

 $E_g \cong 1 \, eV,$ the material is a semiconductor. If $E_g \cong 6 \, eV$ then the material is an insulator.

A *P-N* junction or diode acts like a valve or voltage controlled switch. When forward biased, it acts like ON switch. When reverse biased, it acts like an OFF switch.

 \mathcal{L} The current due to minority carriers in the junction diode is independent of the applied voltage. It only depends upon the temperature of the diode.

 \mathcal{K} Voltage obtained from a diode rectifier is a mixture of alternating and direct voltage.

 \mathcal{L} Cross sectional area of base is very large as compared to emitter. Cross sectional area of collector is less than base but greater than emitter.

 $\cancel{\mathscr{K}}$ C.C (common collector) amplifier is called power amplifier or current booster or emitter follower.

₤ Devices like tunnel diode, tetrode and thyrisisters have negative resistance.

E Transistor provides good power amplification when they are use in

CE configuration.

\swarrow MOSFETS : In a MOSFET, a type of three-terminal transistor, a potential applied to the gate terminal *G* controls the internal flow of electrons from the source terminal *S* to the drain terminal *D*. Commonly, a MOSFET is operated only in its ON (conducting) or OFF (not conducting condition. Installed by the thousands and millions on silicon wafers (chips) to form integrated circuits, MOSFETs form the basis for computer hardware.

 \mathcal{L} When a *PN* junction is forward biased, it can emit light, hence can serve as a light-emitting diode (LED). The wavelength of the emitted

light is $\lambda = \frac{c}{f} = \frac{hc}{E_g}$

∠ The fermi energy of a given material is the energy of a quantum state that has the probability 0.5 of being occupied by an electron.

X Number of conduction electrons per unit volume

$$=\frac{(\text{Material's density})}{(\text{Molar mass } M)/N_A}$$

 $(N = \text{Avogadro's number} = 6.02 \times 10^{\circ} / \text{mol})$

 \mathcal{E} The occupancy probability P(E): Electrical conduction of a metal depends on the probability that if an energy level is available at energy E, is it actually occupied by an electron.

the expression for occupancy probability P(E) is given by

Fermi-Dirac statistics
$$P(E) = \frac{1}{\exp\left(\frac{E - E_F}{kT}\right) + 1}$$
; *E*=Fermi energy

A good emitter should have low work function, high melting point, high working temperature, high electrical and mechanical strength.

 $A = A A A \dots$

& When two triode valve are in parallel

Total plate resistance $\frac{1}{r_p} = \frac{1}{r_{p_1}} + \frac{1}{r_{p_2}}$



Total mutual conductance $G_m = g_{m_1} + g_{m_2}$


Total amplification factor $\mu = GR$

Voltage amplification
$$A = \frac{\mu R_L}{r_p + R_L}$$

Source of the second se

COULD UT IN EX-OR gate is '1' only when inputs are different.

 ${\boldsymbol{\measuredangle}}$ If both inputs of NAND gate are shorted then it will become 'NOT gate






		Solids and	Cry	stals
1.				th alternate and evenly spaced
	posi (a)	itive and negative ions is Covalent	-	SE PMT 2000] Metallic
	(\mathbf{a})	_	(d)	lonic
	•	•	()	
2.	гог (а)	a crystal system, $a = b = c$, c Tetragonal system		$\gamma \neq 90$, the system is Cubic system
	(a) (c)	Orthorhombic system	()	Rhombohedral system
•	• •	tial crystal among the followi	()	[Pb. CET 1998]
	(a)	Calcite	(b)	Quartz
	(c)	Selenite	(d)	Tourmaline
•	The	temperature coefficient of r	esistar	nce of a conductor is
				[AFMC 1998]
	(a)	Positive always	(b)	Negative always
	(c)	Zero	(d)	Infinite
•		assium has a <i>bcc</i> structure w ts molecular weight is 39. Its		arest neighbour distance 4.525 ty in <i>kg/m</i> is
	(a)	900	(b)	494
	(c)	602	(d)	802
	The	expected energy of the elect	trons a	it absolute zero is called
	(a)	Fermi energy	(b)	Emission energy
	(c)	Work function	(d)	Potential energy
	ln a	triclinic crystal system		[EAMCET (Med.) 1995]
	(a)	$a \neq b \neq c$, $\alpha \neq \beta \neq \gamma$	(b)	$a = b = c$, $\alpha \neq \beta \neq \gamma$
	(c)	$a \neq b \neq c$, $\alpha \neq \beta = \gamma$	(d)	$a = b \neq c$, $\alpha = \beta = \gamma$
	Met	allic solids are always opaqu	e beca	use [AFMC 1994]
	(a)	Solids effect the incident lig	ght	
	(b)	Incident light is readily abs	orbed	by the free electron in a metal
	(c)	Incident light is scattered b	oy solia	1 molecules
	(d)	Energy band traps the incid	dent li	ght
	ln w	which of the following ionic t		-
		, , , , , , , , , , , , , , , , , , ,		[EAMCET (Med.) 1994]
	(a)	NaCl	(b)	Ar
	(c)	Si	(d)	Ge
0.	Whi	ich of the following materials	s is no	n crystalline
		-		[CBSE PMT 1993]
	(a)	Copper	()	Sodium chloride
	(c)	Wood	(d)	Diamond

11.	The coordination number of C	'u is	[AMU 1992]				
	(a) 1	(b)	6				
	(c) 8	(d)	12		(a) Zero	(b)	ke^2/a^2
2.	Which one of the following is the	he wea	kest kind of bonding in solids[CBSI	E PMT 199	92; KCET 1992]		
	(a) lonic	(b)	Metallic		(c) ke^2a^2	(d)	Data is incomplete
	(c) Vander Waals	(d)	Covalent	23.			If the distance between two
3.	In a crystal, the atoms are locat	ed at t	he position of		nearest atoms is	3.7 Å, then its lattice	
			[AMU 1985]				[РЬ. РЕТ 2002
	(a) Maximum potential energy				(a) 4.8 Å	(b)	4.3 Å
	(b) Minimum potential energy	/			(c) 3.9 Å	(d)	3.3 Å
	(c) Zero potential energy			24.	Which of the foll	lowing is an amorpho	us solid
_	(d) Infinite potential energy						[AIIMS 2005;] & K CET 2004
ŀ.	Crystal structure of $NaCl$ is		[NCERT 1982]		(a) Glass	(b)	Diamond
	(a) Fcc	. ,	Bcc		(c) Salt	(d)	Sugar
	(c) Both of the aboveWhat is the coordination num	()	None of the above	25.	Copper has face	centered cubic (fcc)	attice with interatomic spacing
5.	sodium chloride structure	nber o	r sodium ions in the case of [CBSE PMT 1988]	-			e constant for this lattice is
	(a) 6	(b)			(a) 1.27 Å	(b)	5.08 Å
	(c) 4	(d)			(c) 2.54 Å	(d)	3.59 Å
5.	The distance between the body	centr	ed atom and a corner atom in	26.			ype of bonding that exists is
	sodium (<i>a</i> = 4.225 Å) is		[CBSE PMT 1995]		(a) lonic		Vander Waals
	(a) 3.66 Å	(b)	3.17 <i>Å</i>			()	
	(c) 2.99 Å	(d)	2.54 <i>Å</i>		(c) Covalent		Metallic
7.	A solid that transmits light in	1 visib	le region and has a very low	27.	Bonding in a ger	manium crystal (semi	,
	melting point possesses [J & K CET 2001]				[CPMT 1986;	KCET 1992; EAMCET (Med.) 199	
	(a) Metallic bonding	. ,	Ionic bonding				MP PET/PMT 2004
	(c) Covalent bonding	(d)	Vander Waal's bonding		(a) Metallic	(b)	lonic
3.	Atomic radius of <i>fcc</i> is		[] & K CET 2001]		(c) Vander Waa	al's type (d)	Covalent
	(a) $\frac{a}{2}$	(b)	<u>a</u>	28.	The ionic bond is	s absent in	[] & K CET 2005
	2		$\frac{a}{2\sqrt{2}}$		(a) NaCl	(b)	CsCl
	$\sqrt{3}$		$\frac{\sqrt{3}}{2}a$		(c) <i>LiF</i>	(d)	HO
	(c) $\frac{\sqrt{3}}{4}a$	(d)	$\frac{\sqrt{3}}{2}a$				
9.	A solid reflects incident lig decreases with temperature. Th	ht an	d it's electrical conductivity			Semiconduct	ors
	(a) lonic	(b)	Covalent	1.	The majority cha	rge carriers in P-type	semiconductor are
	(c) Metallic	(d)	Molecular				[MP PMT 1999; CBSE PMT 1999
0.	The laptop PC's modern electr	onic w	atches and calculators use the			MP PET 1991; A	AP PET/PMT 1998; MH CET 2003
	following for display				(a) Electrons	(b)	Protons
	(a) Single crystal	(b)	Poly crystal		(c) Holes	(d)	Neutrons
	(c) Liquid crystal	(d)		2.	A P-type semicor	nductor can be obtain	ed by adding
	The nearest distance between equal to	two at	oms in case of a bcc lattice is [] & K CET 2004]			-	1979; BIT 1988; MP PMT 1987; 90
	$\sqrt{2}$		$\sqrt{3}$		(a) Arsenic to p		
	(a) $a\frac{\sqrt{2}}{3}$	(b)	$a\frac{\sqrt{3}}{2}$		(b) Gallium to	•	
	<u> </u>		a			o pure germanium	
	(c) $q\sqrt{3}$	(d)	$\frac{a}{\sqrt{2}}$		(d) Phosphorou	is to pure germanium	
2	What is the pat force on a		$\sqrt{2}$	3.		n impurity added to <i>P</i> -type semi conducto	germanium crystal in order t r is

22. What is the net force on a *Cl* placed at the centre of the *bcc* structure of *CsCl* [DCE 2003; AIIMS 2004]



(a) 6 (b) 5

convert it into a P-type semi conductor is

[MP PMT 1989; CPMT 1987]

- (c) 4 (d) 3

- a semiconductor, the concentration of electrons (c) Silicon, germanium, tellurium 8×10^{14} / cm^3 and that of the holes is $5 \times 10^{12} cm^3$. The (d) Silicon, tellurium, germanium semiconductor is [MP PMT 1997; RPET 1999; When a semiconductor is heated, its resistance 13. Kerala PET 2002] [KCET 1992; MP PMT 1994; MP PET 1992, 2002; P-type (b) N-type (a) RPMT 2001; DCE 2001] (c) Intrinsic (d) PNP-type (a) Decreases (b) Increases In P-type semiconductor, there is [MP PMT 1989] 5 (c) Remains unchanged (d) Nothing is definite (a) An excess of one electron In an insulator, the forbidden energy gap between the valence band 14. (b) Absence of one electron and conduction band is of the order of (c) A missing atom [DPMT 1988; EAMCET (Engg.) 1995; MP PET 1996] (d) A donar level (a) 1 MeV(b) 0.1*MeV* 6. The valence of the impurity atom that is to be added to germanium crystal so as to make it a N-type semiconductor, is (c) 1 eV(d) 5 eV[MNR 1993; MP PET 1994; CBSE PMT 1999; AIIMS 2000] 15. A N-type semiconductor is [AFMC 1988; RPMT 1999] (a) 6 (b) 5 (a) Negatively charged (b) Positively charged (c) 4 (d) 3 (c) Neutral (d) None of these Silicon is a semiconductor. If a small amount of As is added to it, 7. then its electrical conductivity [MP PMT 1996] 16. The energy band gap of Si is [MP PET 1994, 2002; BHU 1995; RPMT 2000] (a) Decreases (b) Increases (c) Remains unchanged (d) Becomes zero (a) $0.70 \, eV$ When the electrical conductivity of a semi- conductor is due to 8. (b) 1.1 eV the breaking of its covalent bonds, then the semiconductor is said to (c) Between 0.70 eV to 1.1 eVbe [AIIMS 1997; KCET (Engg.) 2002] (d) 5 eV (a) Donar (b) Acceptor 17. The forbidden energy band gap in conductors, semiconductors and (c) Intrinsic (d) Extrinsic insulators are EG_1, EG_2 and EG_3 respectively. The relation A piece of copper and the other of germanium are cooled from the 9. among them is room temperature to 80 K, then which of the following would be a [MP PMT 1994; RPMT 1997] correct statement [IIT-JEE 1988; Bihar CEE 1992; CBSE PMT 1993; (a) $EG_1 = EG_2 = EG_3$ (b) $EG_1 < EG_2 < EG_3$ MP PET 1997; RPET 1999; AIEEE 2004] (c) $EG_1 > EG_2 > EG_3$ (d) $EG_1 < EG_2 > EG_3$ Resistance of each increases (a) (b) Resistance of each decreases 18. Which statement is correct Resistance of copper increases while that of germanium (c) decreases is positively charged Resistance of copper decreases while that of germanium (d) (b) Both N-type and P-type germanium are neutral increases 10. To obtain *P*-type Si semiconductor, we need to dope pure Si(c) with [IIT-JEE 1988; MP PET 1997, 93; is negatively charged Pb. PMT 2001, 02; UPSEAT 2004] (a) Aluminium (b) Phosphorous 19. [AFMC 1995; Orissa PMT 2004] (c) Oxygen (d) Germanium (a) Insulator (b) P-type 11. Electrical conductivity of a semiconductor (d) Superconductor [MP PMT 1993, 2000; RPET 1996] (c) N-type (a) Decreases with the rise in its temperature 20. (b) Increases with the rise in its temperature respectively in a semiconductor. Then (c) Does not change with the rise in its temperature (d) First increases and then decreases with the rise in its (a) $n_P > n_e$ in an intrinsic semiconductor temperature (b) $n_P = n_e$ in an extrinsic semiconductor Three semi-conductors are arranged in the increasing order of their 12.
 - (c) $n_P = n_e$ in an intrinsic semiconductor
 - (d) $n_{e} > n_{P}$ in an intrinsic semiconductor

(a) Tellurium, germanium, silicon (b) Tellurium, silicon, germanium

- [MP PMT 1994]
- (a) *N*-type germanium is negatively charged and *P*-type germanium
- N-type germanium is positively charged and P-type germanium
- (d) Both *N*-type and *P*-type germanium are negatively charged
- When Ge crystals are doped with phosphorus atom, then it becomes
- Let n_p and n_e be the number of holes and conduction electrons

[MP PET 1995]

energy gap as follows. The correct arrangement is

[MP PMT 1993]

21.	Wires P and Q have the same resistance at ordinary (room) temperature. When heated, resistance of P increases and that of Q		(c) Will first decrease and then increase(d) Will not change
	decreases. We conclude that	31.	If N_P and N_e be the numbers of holes and conduction electrons in
	[MP PMT 1995; MP PET 2001]		an extrinsic semiconductor, then
	(a) <i>P</i> and <i>Q</i> are conductors of different materials		[MP PMT 1999; AMU 2001]
	(b) <i>P</i> is <i>N</i> -type semiconductor and <i>Q</i> is <i>P</i> -type semiconductor		(a) $N_P > N_e$
	(c) P is semiconductor and Q is conductor		(b) $N_P = N_e$
	(d) <i>P</i> is conductor and <i>Q</i> is semiconductor		(c) $N_P < N_e$
22.	The impurity atoms which are mixed with pure silicon to make a <i>P</i> -type semiconductor are those of [MP PMT 1995]		(d) $N_P > N_e$ or $N_P < N_e$ depending on the nature of impurity
	(a) Phosphorus (b) Boron	32.	In intrinsic semiconductor at room temperature, number of
	(c) Antimony (d) Copper	-	electrons and holes are
3.	Holes are charge carriers in [11T-JEE 1996]		[EAMCET (Engg.) 1995; JIPMER 2001, 02]
	(a) Intrinsic semiconductors (b) Ionic solids		(a) Equal (b) Zero
	(c) <i>P</i> -type semiconductors (d) Metals		(c) Unequal (d) Infinite
		33.	(USS 133) Indium impurity in germanium makes
4.	In extrinsic <i>P</i> and <i>N</i> -type, semiconductor materials, the ratio of the impurity atoms to the pure semiconductor atoms is about		[EAMCET (Engg.) 1995] (a) N-type (b) P-type
	(a) 1 (b) 10^{-1}		(c) Insulator (d) Intrinsic
		34.	Fermi level of energy of an intrinsic semiconductor lies
	(c) 10^{-4} (d) 10^{-7}		[EAMCET (Med.) 1995]
5.	A hole in a <i>P</i> -type semiconductor is [MP PET 1996]		(a) In the middle of forbidden gap
	(a) An excess electron (b) A missing electron		(b) Below the middle of forbidden gap
	(c) A missing atom (d) A donor level		(c) Above the middle of forbidden gap
6.	The forbidden gap in the energy bands of germanium at room temperature is about [MP PMT/PET 1998] (a) $1.1eV$ (b) $0.1eV$		(d) Outside the forbidden gap
			In a semiconductor the separation between conduction band and valence band is of the order of
			[EAMCET (Med.) 1995; A11MS 2000]
	(c) $0.67eV$ (d) $6.7eV$		(a) 100 eV (b) 10 eV
7.	In <i>P</i> -type semiconductor the majority and minority charge carriers are respectively		(c) $1 eV$ (d) $0 eV$
	[EAMCET 1994; MP PMT/PET 1998; MH CET 2000]	36.	The intrinsic semiconductor becomes an insulator at
	(a) Protons and electrons (b) Electrons and protons	0	[EAMCET (Med.) 1995; KCET (Engg./Med.) 1999;
	(c) Electrons and holes (d) Holes and electrons		[= 1112 (((((((((((((((((((((((((((((((((
28.	At zero Kelvin a piece of germanium [MP PET 1999]		(a) $0^{\circ}C$ (b) $-100^{\circ}C$
	(a) Becomes semiconductor		(c) $300 K$ (d) $0 K$
	(b) Becomes good conductor		
	(c) Becomes bad conductor	37.	The addition of antimony atoms to a sample of intrinsic germanium transforms it to a material which is
	(d) Has maximum conductivity		[AMU 1995]
29.	Electronic configuration of germanium is 2, 8, 18 and 4. To make it extrinsic semiconductor small quantity of antimony is added		(a) Superconductor (b) An insulator [MP PET 1999]
	(a) The material obtained will be <i>N</i> -type germanium in which		(c) N-type semiconductor (d) P-type semiconductor
	electrons and holes are equal in number	38.	Resistance of semiconductor at $0^{\circ}K$ is [RPET 1997]
	(b) The material obtained will be <i>P</i> -type germanium		(a) Zero (b) Infinite
	(c) The material obtained will be <i>N</i> -type germanium which has more electrons than holes at room temperature		(c) Large (d) Small
	(d) The material obtained will be <i>N</i> -type germanium which has less electrons than holes at room temperature	39.	In a good conductor the energy gap between the conduction band and the valence band is
10 .	A semiconductor is cooled from T_1K to T_2K . Its resistance		[KCET 1993; EMCET (Med.) 1994]
	[MP PET 1999]		(a) Infinite (b) Wide
	(a) Will decrease		(c) Narrow (d) Zero
	(b) Will increase	40.	The impurity atom added to germanium to make it <i>N-</i> type
			semiconductor is [KCET 1993; KCET (Engg./Med.) 2000]

(a) Arsenic (b) In	ridium		(a)	Increased	(b)	Decreased
(c) Aluminium (d) le	odine		(c)	Remain same	(d)	Zero
When <i>N</i> -type of semiconductor is heated	l	50.	ln a	P-type semiconductor, ge	rmanium	1 is doped with
	[CBSE PMT 1993; DPMT 2000]					[AFMC 19
(a) Number of electrons increases while	e that of holes decreases		(a)	Boron	(b)	Gallium
(b) Number of holes increases while the	at of electrons decreases		(c)	Aluminium	(d)	All of these
(c) Number of electrons and holes rem	ains same	51.	In A	-type semiconductors, ma	jority ch	arge carriers are
(d) Number of electrons and holes incr	eases equally					[AIIMS 19
To obtain a <i>P</i> -type germanium semico	nductor, it must be doped		(a)	Holes	(b)	Protons
with [CBSE PMT 1997; Pb. PET 2000]	•		(c)	Neutrons	(d)	Electrons
(a) Arsenic (b) A	Antimony	52.	Sem	conductor is damaged by	the stro	ng current due to
(c) Indium (d) P	Phosphorus			<i>c</i> .		[MH CET 20
The temperature coefficient of resistance	e of a semiconductor		(a)	Lack of free electron	(b)	Excess of electrons
	[AFMC 1998, MNR 1998]		(c)	Excess of proton	(d)	None of these
(a) Is always positive		53.	GaA	s is		[RPMT 20
(b) Is always negative			(a)	Element semiconductor		·
(c) ls zero			(b)	Alloy semiconductor		
(d) May be positive or negative or zero			(c)	Bad conductor		
<i>P</i> -type semiconductor is formed when [1	RPET 1999]		(d)	Metallic semiconductor		
A. <i>As</i> impurity is mixed in <i>Si</i>		~ .			1	C 1 1 1. 1
B. <i>Al</i> impurity is mixed in <i>Si</i>C. <i>B</i> impurity is mixed in <i>Ge</i>		54.		n_e and n_h are the matrix conductor heavily doped with the second		of electrons and holes in rephonus then
C. <i>B</i> impurity is mixed in <i>Ge</i>D. <i>P</i> impurity is mixed in <i>Ge</i>			30111	conductor neavity doped	with pric	[MP PMT 20
	A and D		()		(1)	-
	B and D		(a)	$n_e >> n_h$	(b)	$n_e \ll n_h$
In case of a semiconductor, which of	the following statement is		(c)	$n_e \leq n_h$	(d)	$n_e = n_h$
wrong	[Pb. PMT 1999]	55.	An /	V-type and <i>P</i> -type silicon	can be o	btained by doping pure sili
 (a) Doping increases conductivity (b) Torrespondent and finite of provident of prov			with			[EAMCET (Med.) 20
(b) Temperature coefficient of resistance(c) Resisitivity is in between that of a c	e e		(a)	Arsenic and Phosphorous	(b)	Indium and Aluminium
(d) At absolute zero temperature, it bel			(c)	Phosphorous and Indium	(d)	Aluminium and Boron
Energy bands in solids are a consequence		56.	<i>N</i> -ty	pe semiconductors will b	e obtain	ed, when germanium is dop
	[DCE 1999, 2000; AIEEE 2004]	-	with			[A11MS 2000]
(a) Ohm's Law			(a)	Phosphorus	(b)	Aluminium
(b) Pauli's exclusion principle			(c)	Arsenic	(d)	Both (a) or (c)
(c) Bohr's theory		57.	The	state of the energy ga	ined by	valance electrons when
(d) Heisenberg's uncertainty principle			temp	perature is raised or when	electric	field is applied is called as
In a <i>P</i> -type semiconductor			(a)	Valance band	(b)	Conduction band
[AllMS 1997;	Orissa JEE 2002; MP PET 2003]		(c)	Forbidden band	(d)	None of these
(a) Current is mainly carried by holes		58.	Тос	btain electrons as majori	ty charg	e carriers in a semiconduct
(b) Current is mainly carried by electro	ons		the i	mpurity mixed is	[MP	PET 2000]
(c) The material is always positively cha	arged		(a)	Monovalent	(b)	Divalent
(d) Doping is done by pentavalent mate	erial		(c)	Trivalent	(d)	Pentavalent
At ordinary temperatures, the electr		59.	For	germanium crystal, the fo	rbidden	energy gap in joules is
conductors in <i>mho/meter</i> is in the ran						[MP PET 20
	10 ⁶ to 10 ⁹		(a)	1.12×10^{-19}	(b)	1.76×10^{-19}
(c) 10^{-6} to 10^{-10} (d)	10^{-10} to 10^{-16}		(c)	1.6×10^{-19}	(d)	Zero
			. ,			
When the temperature of silicon sample	is increased from 27°C to	60.	Αpi	re semiconductor behave	s slightlv	as a conductor at

					Electronics 1561	
	(c) High temperature	(d) Both (b) and (c)		(b) <i>N</i> -type semiconductor is f	ormed	
61.	Which is the correct relation for forbidden energy gap in conductor,			(c) Both (a) and (b)		
	semi conductor and insulator			(d) None of these		
	(a) $\Delta E g_{\rm c} > \Delta E g_{\rm sc} > \Delta E g_{\rm int}$	[RPMT 2001; AIEEE 2002]	72.	To a germanium sample, traces The resultant sample would be	s of gallium are added as an impurity. have like	
	(b) $\Delta E g_{\text{insulator}} > \Delta E g_{\text{sc}} > \Delta E g_{\text{sc}}$	$\Delta Eg_{ m conductor}$			[AIIMS 2003]	
	(c) $\Delta E g_{\text{conductor}} > \Delta E g_{\text{insula}}$	$\sim > \Lambda E g$		(a) A conductor		
				(b) A <i>P</i> -type semiconductor		
	(d) $\Delta E g_{\rm sc} > \Delta E g_{\rm conductor} >$			(c) An <i>N</i> -type semiconductor		
62.		and silicon in <i>eV</i> respectively is		(d) An insulator [MP PMT 2001]	
	(a) 0.7, 1.1	(b) 1.1, 0.7	73.	For non-conductors, the energy	gap is	
6 -	(c) 1.1, 0	(d) 0, 1.1			T (Engg.) 1995; MP PET 1996; RPET 2003]	
63.		de by adding impurity element		(a) 6 [MP PMT 2001]	(b) 1.1 <i>eV</i>	
	(a) As	(b) <i>P</i>		(c) $0.8 \ eV$	(d) 0.3 <i>eV</i>	
	(c) <i>B</i>	(d) <i>Bi</i>	74.	Donor type impurity is found in	n [RPET 2003]	
64.	At room temperature, a <i>P</i> -type			(a) Trivalent elements	(b) Pentavalent elements	
	(a) Large number of balas as	[Kerala PMT 2002]		(c) In both the above	(d) None of these	
	(a) Large number of holes and few electrons			The difference in the variation of resistance with temperature in metal and a semiconductor arises essentially due to the difference in the [AIEEE 2003]		
	(b) Large number of free electrons and few holes(c) Equal number of free electrons and holes					
	(c) Equal number of free electrons and holes(d) No electrons or holes				ahanian with tannanatura	
65.		at room temperature, number of			chanism with temperature	
05.	electrons and holes are	[JIPMER 2001, 02; MP PMT 2002]		(b) Crystal structure	£	
	(a) Unequal	(b) Equal			f charge carriers with temperature	
	(c) Infinite	(d) Zero	-6	(d) Type of bon	1 1 0	
66.	The valence band and conduction band of a solid overlap at low temperature, the solid may be		76.	The charge on a hole is equal t	o the charge of [MP PMT 2004]	
		[Orissa JEE 2002; BCECE 2004]		(a) Zero	(b) Proton	
	(a) A metal	(b) A semiconductor		(c) Neutron	(d) Electron	
	(c) An insulator	(d) None of these	77.	When germanium is doped wit	h phosphorus, the doped material has	
67.	Which impurity is doped in Si	to form <i>N</i> -type semi-conductor?[CBSE F	PMT 1996;	AIEÉE)20022cess positive charge		
	(a) Al	(b) <i>B</i>		(b) Excess negative charge		
	(c) <i>As</i>	(d) None of these		(c) More negative current ca	rriers	
68.	In a semiconductor	[AIEEE 2002; AIIMS 2002]		(d) More positive current car	riers	
	(a) There are no free electro		78.	•	h Al. The concentration of acceptor	
	$(b) \;\;$ The number of free electrons is more than that in a conductor				that the intrinsic concentration of	
	(c) There are no free electro	ns at 0 <i>K</i>			$/m^3$, the concentration of electrons	
	(d) None of these			in the specimen is	[A11MS 2004]	
69.	The energy band gap is maxin			(a) $10^{17} / m^3$	(b) $10^{15} / m^3$	
	(a) Metals	(b) Superconductors		(c) $10^4 / m^3$	(d) $10^2 / m^3$	
	(c) Insulators	(d) Semiconductors	79 .	Which of the following has	negative temperature coefficient of	
70.		ies to the pure semiconductor is called [MH CET 2002]		resistance (a) Copper	[AFMC 2004] (b) Aluminium	
	(a) Drouping	(b) Drooping		(c) Iron	(d) Germanium	
	(c) Doping	(d) None of these	80			
71.	When phosphorus and antimo (a) <i>P</i> -type semiconductor is	ny are mixed in zermaniun, then formed	80.		emperature [CBSE PMT 2004] ally empty and the conduction band is	
	(a) i type semiconductor is			partially filled		

81.


- The valence band is completely filled and the conduction band (b) is partially filled
- (c) The valence band is completely filled
- (d) The conduction band is completely empty
- Regarding a semiconductor which one of the following is wrong
- (a) There are no free electrons at room temperature
- (b) There are no free electrons at 0 K
- (c)The number of free electrons increases with rise of temperature
- (d) The charge carriers are electrons and holes
- 82. Which of the following statements is true for an N-type semiconductor [CPMT 2004]
 - The donor level lies closely below the bottom of the conduction (a) hand
 - (b) The donor level lies closely above the top of the valence band
 - (c) The donor level lies at the halfway mark of the forbidden energy gap
 - (d) None of above
- 83. Choose the correct statement [DCE 2004]
 - When we heat a semiconductor its resistance increases (a)
 - (b) When we heat a semiconductor its resistance decreases
 - (c) When we cool a semiconductor to 0 K then it becomes super conductor
 - Resistance of a semiconductor is independent of temperature (d)
- In a P-type semi-conductor, germanium is dopped with 84.
 - (a) Gallium (b) Boron
 - Aluminium (c)
- 85.

 - (c) Increase (d) Stop flowing
- semiconductor electrically neutral. 86. Intrinsic is Extrinsic semiconductor having large number of current carriers would be
 - (a) Positively charged
 - (b) Negatively charged
 - (c) Positively charged or negatively charged depending upon the type of impurity that has been added
 - (d) Electrically neutral
- 87. If n and v be the number of electrons and drift velocity in a semiconductor. When the temperature is increased
 - (a) *n* increases and *v* decreases
 - (b) *n* decreases and *v* increases
 - (c) Both *n* and *v* increases
 - (d) Both *n* and *v* decreases
- 88. In extrinsic semiconductors
 - (a) The conduction band and valence band overlap

- (b) The gap between conduction band and valence band is more than 16 eV
- (c) The gap between conduction band and valence band is near about 1 eV
- (d) The Contraction band and valence band will be 100 eV and more
- Resistivity of a semiconductor depends on [MP PMT 1999] 89.
 - (a) Shape of semiconductor
 - (b) Atomic nature of semiconductor
 - (c) Length of semiconductor
 - (d) Shape and atomic nature of semiconductor
- Electric current is due to drift of electrons in ۵n
 - (a) Metallic conductors
 - (b) Semi-conductors
 - (c) Both (a) and (b)
 - (d) None of these
- The energy gap of silicon is 1.14 eV. The maximum wavelength at 91. which silicon will begin absorbing energy is
 - [MP PMT 1993]

[CPMT 1996]

- (a) 10888 Å
- (c) 108.88 Å(d) 10.888 Å
- Which of the following energy band diagram shows the N-type 92. semiconductor [RPET 1986]



- The mobility of free electron is greater than that of free holes 93. because
 - (a) The carry negative charge
 - (b) They are light
 - (c) They mutually collide less
 - (d) They require low energy to continue their motion
- The relation between the number of free electrons in 94. semiconductors (n) and its temperature (T) is
 - (a) $n \propto T^2$ (b) $n \propto T$
 - (c) $n \propto \sqrt{T}$ $n \propto T^{3/2}$ (d)


- (d) All of these
- A piece of semiconductor is connected in series in an electric circuit. On increasing the temperature, the current in the circuit will
 - Decrease (b) Remain unchanged (a)

(b) 1088.8 Å


- - [MH CET 2003]

[Pb. CET 2000]

[EAMCET (Engg.) 1999]



- **95.** The electron mobility in *N*-type germanium is 3900 *cm/v-s* and its conductivity is 6.24 *mho/cm*, then impurity concentration will be if the effect of cotters is negligible
 - (a) 10° *cm* (b) 10° /*cm*
 - (c) $10^{\circ} / cm$ (d) $10^{\circ} / cm$
- 96. Which of the energy band diagrams shown in the figure corresponds to that of a semiconductor [Orissa JEE 2003]



97. The energy band diagrams for three semiconductor samples of silicon are as shown. We can then assert that
[Haryana CEE 1996]

44	.
	1

- (a) Sample X is undoped while samples Y and Z have been doped with a third group and a fifth group impurity respectively
- (b) Sample X is undoped while both samples Y and Z have been doped with a fifth group impurity
- (c) Sample X has been doped with equal amounts of third and fifth group impurities while samples Y and Z are undoped
- (d) Sample X is undoped while samples Y and Z have been doped with a fifth group and a third group impurity respectively
- **98.** Carbon, silicon and Germanium atoms have four valence electrons each. Their valence and conduction band are separated by energy band gaps represented by (E). (E) and (E) respectively. Which one of the following relationship is true in their case

(a)
$$(E_g)_C > (E_g)_{Si}$$
 (b) $(E_g)_C = (E_g)_{Si}$

(c)
$$(E_g)_C < (E_g)_{Ge}$$
 (d) $(E_g)_C < (E_g)_{Si}$

99. A semiconductor dopped with a donor impurity is

[AFMC 2005]

- (a)
 P-type
 (b)
 N-type

 (c)
 NPN type
 (d)
 PNP type
- 100. In a semiconducting material the mobilities of electrons and holes are μ and μ respectively. Which of the following is true

(a)
$$\mu_e > \mu_h$$
 (b) $\mu_e < \mu_h$

(c)
$$\mu_e = \mu_h$$
 (d) $\mu_e < 0; \mu_h > 0$

- 101.
 Doping of intrinsic semiconductor is done
 [Orissa JEE 2005]

 (a)
 To neutralize charge carriers
 - (b) To increase the concentration of majority charge carriers

- $(c) \quad \text{To make it neutral before disposal} \\$
- $(d) \quad \text{To carry out further purification} \\$

Semiconductor Diode

1.	In the forward bias arrangem	ient of a <i>PN-</i> junction diode				
		[MP PMT 1994, 96, 99] to the positive terminal of the battery to the positive terminal of the battery				
		is from <i>N</i> -end to <i>P</i> -end in the diode the negative terminal of battery				
2.	In a <i>PN</i> -junction diode	[MP PET 1993				
	(a) The current in the rever small	se biased condition is generally very				
		se biased condition is small but the s independent of the bias voltage				
	(c) The reverse biased curre applied bias voltage	ent is strongly dependent on the				
	(d) The forward biased curr reverse biased current	ent is very small in comparison to				
3.	The cut-in voltage for silicon	diode is approximately				
	(a) 0.2 V	(b) 0.6 V				
	(c) 1.1 V	(d) 1.4 V				
4.	The electrical circuit used to circuit is called	get smooth dc output from a rectifie [KCET 2003				
	(a) Oscillator	(b) Filter				
	(c) Amplifier	(d) Logic gates				
5.	PN-junction diode works as a	insulator, if connected				
		[CPMT 1987				
	(a) To A.C.	(b) In forward bias				
	(c) In reverse bias	(d) None of these				
6.	The reverse biasing in a <i>PN</i> ju	unction diode				
	[MP	PMT 1991; EAMCET 1994; CBSE PMT 2003				
	(a) Decreases the potential l	barrier				
	(b) Increases the potential b	arrier				
	(c) Increases the number of	minority charge carriers				
[(CBSE PMT 2005) (a) Increases the number of	majority charge carriers				
7.	The electrical resistance of depletion layer is large because					
	(a) It has no charge carriers					
	(b) It has a large number of	charge carriers				
	(c) It contains electrons as c	harge carriers				
	(d) It has holes as charge ca	rriers				
8.	In the circuit given below, the	value of the current is				
	[AllMS_22005] P N	$300\Omega \rightarrow 1V$				
	(a) 0 <i>amp</i>	(b) 10^{-2} <i>amp</i>				
	(c) $10^2 amp$	(d) 10^{-3} <i>amp</i>				
	-					

9. What is the current in the circuit shown below

[AFMC 2000; RPMT 2001]

$$-4V$$
 PN $300\Omega - 1V$


UNIVERSAL SELF SCORER	1564 Electronics	
(a)	0 <i>amp</i>	(b) 10^{-2} amp

(c) 1 *amp* (d) 0.10 *amp*

- If the forward voltage in a semiconductor diode is doubled, the 10 width of the depletion layer will [MP PMT 1996]
 - (a) Become half Become one-fourth (b)
 - (c) Remain unchanged (d) Become double
- The PN junction diode is used as 11.

[CPMT 1972; AFMC 1997; CBSE PMT 1999;

- AIIMS 1999; RPMT 2000; MP PMT 04] (a) An amplifier (b) A rectifier
- (c) An oscillator (d) A modulator
- When a PN junction diode is reverse biased 12.
 - (a) Electrons and holes are attracted towards each other and move towards the depletion region
 - (b) Electrons and holes move away from the junction depletion region
 - Height of the potential barrier decreases (c)
 - (d) No change in the current takes place
- 13. Two PN-junctions can be connected in series by three different methods as shown in the figure. If the potential difference in the junctions is the same, then the correct connections will be



- (a) In the circuit (1) and (2) (b) In the circuit (2) and (3) (c) In the circuit (1) and (3) (d) Only in the circuit (1)
- A PN- junction has a thickness of the order of
- 1*cm* (b) 1*mm* (a)
- (d) $10^{-12} cm$ (c) $10^{-6}m$

(a) Increases BSE PMT 1999; In the depletion region of an unbiased *P-N* junction diode there are **[KCET 1999; C** 15.


RPMT 2001; MP PMT 1994, 2003]

[BIT 1990]

- (a) Only electrons
- Only holes (b)

14.

- Both electrons and holes (c)
- Only fixed ions (d)
- 16. On increasing the reverse bias to a large value in a PN-junction diode, current [MP PMT 1994; BHU 2002]
 - (a) Increases slowly (b) Remains fixed
 - (c) Suddenly increases (d) Decreases slowly
- In the case of forward biasing of PN-junction, which one of the 17. following figures correctly depicts the direction of flow of carriers



- 18. Which of the following statements concerning the depletion zone of an unbiased *PN* junction is (are) true

[IIT-JEE 1995]

(a) The width of the zone is independent of the densities of the dopants (impurities)

(d)

- (b) dopants
- (c) atoms
- (d) conduction band and the holes in the valence band
- A semiconductor device is connected in a series circuit with a battery and a resistance. A current is found to pass through the circuit. If the polarity of the battery is reversed, the current drops

[MP PET 1995; CBSE PMT 1998]

- (a) A P-type semiconductor (b) An N-type semiconductor
 - (d) An intrinsic semiconductor
- The approximate ratio of resistances in the forward and reverse bias 20. of the PN-junction diode is

[MP PET 2000; MP PMT 1999, 2002, 03; Pb. PMT 2003]

- $10^2:1$ (b) 10^{-2} :1 (a)
- (c) $1:10^{-4}$ (d) $1:10^4$

21. In a junction diode, the holes are due to

[CBSE PMT 1999; Pb. PMT 2003]

- (a) Protons (b) Neutrons
- (c) Extra electrons (d) Missing of electrons
- In forward bias, the width of potential barrier in a P-N junction 22. diode [EAMCET (Engg.) 1995; CBSE PMT 1999

RPMT 1997, 2002, 03]

- Decreases (b)
- Remains constant (c)
- (d) First increases then decreases
- 23. The cause of the potential barrier in a *P-N* diode is

[CBSE PMT 1998; RPMT 2001]

- (a) Depletion of positive charges near the junction
- (b) Concentration of positive charges near the junction
- (c) Depletion of negative charges near the junction
- Concentration of positive and negative charges near the (d) junction
- In a PN[@BSE:RMTdigds]not connected to any circuit 24.

[IIT-JEE 1998]

- (a) The potential is the same everywhere
- (b) The *P*-type is a higher potential than the *N*-type side
- There is an electric field at the junction directed from the N-(c) type side to the P- type side

- The width of the zone is dependent on the densities of the
- The electric field in the zone is produced by the ionized dopant
- The electric field in the zone is provided by the electrons in the



almost to zero. The device may be

19.

(c)

- (c) A PN-junction [IIT-JEE 1989]

	CORER	1566 Electronics		
	(d)	There is an electric field at the junction directed from the <i>P</i> -type side to the <i>N</i> -type side	32.	The reason of current flow in <i>P-N</i> junction in forward bias is
	Whi	ich of the following statements is not true	0	(RPMT 200)
		[IIT-JEE 1997 Re-Exam]		(a) Drifting of charge carriers
	(a)	The resistance of intrinsic semiconductors decrease with		(b) Minority charge carriers
		increase of temperature		(c) Diffusion of charge carriers
	(b)	Doping pure Si with trivalent impurities give <i>P</i> -type		(d) All of these
		semiconductors	33.	The resistance of a reverse biased <i>P-N</i> junction diode is about
	(c)	The majority carriers in N-type semiconductors are		(a) 1 <i>ohm</i> (b) 10^2 <i>ohm</i>
		holes		(c) $10^3 ohm$ (d) $10^6 ohm$
	(d)	A PN-junction can act as a semiconductor diode	34.	Consider the following statements <i>A</i> and <i>B</i> and identify the corre
•	The	dominant mechanisms for motion of charge carriers in forward	340	choice of the given answers
	and	reverse biased silicon <i>P-N</i> junctions are		A: The width of the depletion layer in a P-N junction diode increase
		[IIT-JEE 1997 Cancelled; RPMT 2000; AIIMS 2000]		in forwards bias
	(a)	Drift in forward bias, diffusion in reverse bias		B: In an intrinsic semiconductor the fermi energy level is exact in the middle of the forbidden gap
	(b)	Diffusion in forward bias, drift in reverse bias		[EAMCET (Engg.) 200
	(c)	Diffusion in both forward and reverse bias		(a) A is true and B is false (b) Both A and B are false
	(d)	Drift in both forward and reverse bias		(c) A is false and B is true (d) Both A and B are true
	ln P	P-N junction, avalanche current flows in circuit when biasing is	35.	In compariso 1997] a half wave rectifier, the full wave rectifier give
	(a)	Forward (b) Reverse	20	lower [AFMC 200
	(c)	Zero (d) Excess		(a) Efficiency (b) Average <i>dc</i>
	The	depletion layer in the <i>P-N</i> junction region is caused by		$(c) \text{Average output voltage} \qquad (d) \text{None of these}$
		[CBSE PMT 1994]	36.	Avalanche breakdown is due to [RPMT 2001]
	(a)	Drift of holes		(a) Collision of minority charge carrier
	(b)	Diffusion of charge carriers		(b) Increase in depletion layer thickness
	(c)	Migration of impurity ions		(c) Decrease in depletion layer thickness
	(d)	Drift of electrons	37.	(d) None of these Which is reverse biased diode [DCE 200
	()	ich one is reverse-biased [DCE 1999]	37.	
•	(a)	(b) - 5V - 10V -		$(a) \qquad \qquad$
	(c)	(d)	38.	$\frac{10V}{2} = 5V$ Zener breakdown in a semi-conductor diode occurs when [UPSEAT 2003]
•		<i>P-N</i> junction diode if <i>P</i> region is heavily doped than <i>n</i> regionn the depletion layer is[RPMT 1999]		(a) Forward current exceeds certain value(b) Reverse bias exceeds certain value
	(a)	Greater in <i>P</i> region		(c) Forward bias exceeds certain value
	(b)	Greater in N region		(d) Potential barrier is reduced to zero
	(c)	Equal in both region	39.	When forward bias is applied to a <i>P</i> - <i>N</i> junction, then what happen
	(d)	No depletion layer is formed in this case		to the potential barrier V_B , and the width of charge deplete
	w/L:	ich one is in forward bias [RPMT 2000]		region x [UPSEAT 2002, C


- (a) V_B increases, x decreases
- (b) V_B decreases, x increases
- (c) V_B increases, x increases
- (d) V_B decreases, x decreases

-WW/-

(c) (d) None of these <u>-</u>||_

(b)

(a)



46. If no external voltage is applied across *P*-*N* junction, there would be


- (a) No electric field across the junction
- (b) An electric field pointing from *N*-type to *P*-type side across the junction
- (c) An electric field pointing from *P*-type to *N*-type side across the junction
- (d) A temporary electric field during formation of *P-N* junction that would subsequently disappear

[CBSE PMT 2002]

- 47. In a PN-junction
 - (a) *P* and *N* both are at same potential
 - (b) High potential at *N* side and low potential at *P* side
 - (c) High potential at P side and low potential at N side

(d) Low potential at N side and zero potential at P side

For the given circuit of *PN*-junction diode, which of the following statement is correct [CBSE PMT 2002]



- (a) In forward biasing the voltage across R is V
- (b) In forward biasing the voltage across $R \, {\rm is} \, {\rm 2} V$
- (c) In reverse biasing the voltage across R is V
- (d) In reverse biasing the voltage across R is 2V

9. On adjusting the *P*-*N* junction diode in forward biased

[RPET 2003]


(a) Depletion layer increases(b) Resistance increases(c) Both decreases(d) None of these

- 50. In the middle of the depletion layer of a reverse-biased PN junction, the [AIEEE 2003]
 - (a) Potential is zero (b) Electric field is zero
 - (c) Potential is maximum (d) Electric field is maximum

I. Barrier potential of a *P-N* junction diode does not depend on

- (a) Temperature (b) Forward bias
 - (c) Domining the 2862
 (d) Diode design


 A crystal diode is a
 [MP PET 2004]
- **2.** A crystal diode is a
 - (a) Non-linear device (b) Amplifying device
 - (c) Linear device (d) Fluctuating device
- Of the diodes shown in the following diagrams, which one is reverse biased [CBSE PMT 2004]




- 54. In a *Pl*YciHssatjee 2002 cell, the value of photo-electromotive force produced by monochromatic light is proportional to [CBSE PMT 2004]
 - (a) The voltage applied at the *PN* junction
 - (b) The barrier voltage at the *PN* junction
 - $(c) \quad \mbox{The intensity of the light falling on the cell}$
 - (d) The frequency of the light falling on the cell


55. Which is the correct diagram of a half-wave rectifier

[Orissa PMT 2004]





- (c) A is correct but B is wrong
- (d) A is wrong but B is correct
- 63. The correct symbol for zener diode is [RPMT 2000]



Which one of the following statements is not correct 64.

[SCRA 2000]

- (a) A diode does not obey Ohm's law
- (b) A PN junction diode symbol shows an arrow identifying the direction of current (forward) flow
- (c) An ideal diode is an open switch
- (d) An ideal diode is an ideal one way conductor

Which of the following semi-conductor diodes is reverse biased

(a)
$$-5V$$
 (b) $10V$
(c) $\overline{\overline{10}V}$ $5V$ (d) $\overline{\overline{\overline{5}5}V}$ $-15V$

No bias is applied to a *P-N* junction, then the current 66.

[RPMT 1999]

v

- (a) Is zero because the number of charge carriers flowing on both sides is same
- (b) Is zero because the charge carriers do not move
- (c) ls non-zero
- (d) None of these

65.


Zener diode is used as 67.

[CBSE PMT 1999]

- (a) Half wave rectifier (b) Full wave rectifier
- (c) ac voltage stabilizer (d) dc voltage stabilizer
- 68. The width of forbidden gap in silicon crystal is 1.1 eV. When the crystal is converted in to a N-type semiconductor the distance of Fermi level from conduction band is

[EAMCET (Med.) 1999]

- (a) Greater than $0.55 \ eV$ (b) Equal to 0.55 eV
- (c) Lesser than 0.55 *eV* (d) Equal to 1.1 eV
- 69. A semiconductor X is made by doping a germanium crystal with arsenic (Z = 33). A second semiconductor Y is made by doping germanium with indium (Z = 49). The two are joined end to end and connected to a battery as shown. Which of the following statements is correct



[Orissa JEE 1998]

- (a) X is P-type, Y is N-type and the junction is forward biased
- (b) X is N-type, Y is P-type and the junction is forward biased
- (c) X is P-type, Y is N-type and the junction is reverse biased
- (d) X is N-type, Y is P-type and the junction is reverse biased
- 70. In P-N junction, the barrier potential offers resistance to

[AMU 1995, 96]

- (a) Free electrons in N region and holes in P region
- (b) Free electrons in *P* region and holes in *N* region
- (c) Only free electrons in N region
- (d) Only holes in *P* region

(a)

71. Symbolic representation of photodiode is [RPMT 1995]

$$\begin{array}{c} (c) \\ (d) \\ (d) \\ (IIT_{I} = 1 \\ (d) \\ (IIT_{I} = 1 \\ (d) \\ (d)$$

- **72.** To make a *PN* junction conducting [IIT-JEE 199
 - (a) The value of forward bias should be more than the barrier potential
 - (b) The value of forward bias should be less than the barrier potential
 - (c) The value of reverse bias should be more than the barrier potential
 - (d) The value of reverse bias should be less than the barrier potential
- 73. Which is the wrong statement in following sentences? A device in which *P* and *N*-type semiconductors are used is more useful then a vacuum type because [MP PET 1992]
 - (a) Power is not necessary to heat the filament
 - (b) It is more stable
 - (c) Very less heat is produced in it
 - (d) Its efficiency is high due to a high voltage across the junction
- **74.** The depletion layer in silicon diode is 1 μ m wide and the knee potential is 0.6 V, then the electric field in the depletion layer will be
 - (a) Zero
 - (b) 0.6 Vm
 - (c) $6 \times 10^{-} V/m$
 - (d) $6 \times 10^{\circ} V/m$
- **75.** In the diagram, the input is across the terminals *A* and *C* and the output is across the terminals *B* and *D*, then the output is
 - (a) Zero
 - (b) Same as input
 - (c) Full wave rectifier
 - (d) Half wave rectifier
- 76. The current through an ideal *PN*-junctite shown in the following circuit diagram will be [AMLP1998]
 - (a) Zero

(b) 1 *mA*

- (c) 10 *mA*
- (d) 30 *mA*
- **77.** If a full wave rectifier circuit is operating from 50 Hz mains, the fundamental frequency in the ripple will be

11

[UPSEAT 2000; CBSE PMT 2003; AIEEE 2005]

 100Ω

2V

N

(a) 50 <i>Hz</i>	(b) 70.7 <i>Hz</i>
(c) 100 <i>Hz</i>	(d) 25 <i>Hz</i>
	t <i>ac</i> current has a frequency ' v . The
output frequency of current is	[BHU 2005]

(a) V/2 (b)

78.

79.

1.

2.

(c) 180

- (c) 2V (d) None of these
- A diode having potential difference 0.5 V across its junction which does not depend on current, is connected in series with resistance of 20 Ω across source. If 0.1 A passes through resistance then what is the voltage of the source

ν

[DCE 2005]

(a)	1.5 V	(b)	2.0 V
(c)	2.5 V	(d)	5 V

Junction Transistor

- When NPN transistor is used as an amplifier
 [AIEEE 2004]
 (a) Electrons move from base to collector
 (b) Holes move from emitter to base
 (c) Electrons move from collector to base
 (d) Holes move from base to emitter
 The phase difference between input and output voltages of a CE
 circuit is
 [MP PET 2004]
 - (a) 0[,] (b) 90[,]
 - (d) 270[.]
- 3. An oscillator is nothing but an amplifier with
- [MP PET 2004]
- (a) Positive feed back(b) Large gain(c) No feedback(d) Negative feedback
- The emitter-base junction of a transistor is biased while the collector-base junction is biased

	[CBSE PMT 1994]		[KCET 2004]			
(a)	Reverse, forward	(b)	Reverse, reverse			
(c)	Forward, forward	(d)	Forward, reverse			
In an <i>NPN</i> transistor the collector current is 24 mA . If 80% of electrons reach collector its base current in mA is						
			[Kerala PMT 2004]			
(a)	36	(b)	26			
(c)	16	(d)	6			

- A NPN transistor conducts when [CPMT 2003]
 - (a) Both collector and emitter are positive with respect to the base
 - (b) Collector is positive and emitter is negative with respect to the base
 - (c) Collector is positive and emitter is at same potential as the base
 - (d) Both collector and emitter are negative with respect to the base

5.

6.

4.

~


<i>.</i>	In the case of constants $lpha$ as	nd eta of a	transistor		16.		transistors provide d in	good power	amplification w	hen they ar/ [AMU 1999]
				[CET 2003]			Common collector	configuration		[///// 1999
	(a) $\alpha = \beta$		$\beta < 1 \alpha > 1$				Common emitter co	-		
	(c) $\alpha\beta = 1$	(d)	β > 1 α < 1			(c)		0		
•	Which of the following is tru	le	[DPMT 2002]			()	None of these	iguration		
	(a) Common base transistor is commonly used because current			17	()	transfer ratio of a t	monoiston is F	0 The input rea	istance of th	
	gain is maximum (b) Common emitter is co maximum	ommonly	used because cu	rrent gain is	17.	trar	nsistor when used in e peak value for an A	the common	-emitter configur	ation is 1 K
	(c) Common collector is a	commonly	used because cu	rrent gain is		(a)	100 <i>µA</i>	(b)	0.01 <i>mA</i>	
	maximum (d) Common emitter is the	laget used	transistan			(c)	0.25 <i>mA</i>	(d)	500 µA	
).	(d) Common emitter is the life α = 0.98 and current through the life α = 0.98 and			value of eta is	18.	For is	a transistor the para	meter β = 99	. The value of the [Pb CET 1998]	e parameter d
	(a) 4.9	(b)	49			(a)	0.9	(b)	0.99	
	(c) 96	(d)				(c)	1	(d)	9	
				1_	19.	A tr	ansistor is used in co	ommon emitte	er mode as an am	plifier. Then
0.	For a common base config	guration o	f PNP transistor	$\frac{l_C}{l_F} = 0.98$		(a)	The base-emitter ju	nction is forw	vard biased	
	then maximum current gai	n in comn	101 emitter conf	guration will		(b)	The base-emitter ju	nction is reve	rse biased	
	be (a) 12	(b)	[CBSE PMT 2002]			(c)	The input signal is to the base-emitter		series with the v	oltage applie
	(c) 6	(d)	5			(d)	The input signal is			oltage applie
•	In a <i>PNP</i> transistor working as a common-base amplifier, current			Doos - Dh	to bias the base collector junction DO20Pb. P\$T 209科P transistor the base is the <i>N</i> -region. Its width relative to			1.01		
					200 <u>20</u> 70.		egion is	Dase is the /V-i	region. Its width	DCE 199
	(a) 0.4 <i>mA</i>(c) 0.29 <i>mA</i>		0.2 <i>mA</i> 0.35 <i>mA</i>				Smaller	(b)	Larger	[2 02 .55
				11 . C		()			Not related	
2.	If l_1, l_2, l_3 are the lengths transistor then	of the eff	ntter, base and o	[KCET 2002]		. ,	Same			
			1 . 1 . 1		21.		ommon emitter amp			
	(a) $l_1 = l_2 = l_3$	(b)	$l_3 < l_2 > l_1$				9). The input imped n will be	ance is 1 KQ a	and load is 10 K	2. The voltag [CPMT 1990
	(c) $l_3 < l_1 < l_2$	(d)	$l_3 > l_1 > l_2$				9.9	(b)	99	[0
3.	In an NPN transistor circuit	, the colle	ctor current is 10	<i>mA</i> . If 90%						
	of the electrons emitted rea			r current (<i>i</i>)			990	(d)	9900	
	and base current (<i>i</i>) are giv (a) $i = -1 mA$, $i = 9 mA$		1 2001j		22.	The	symbol given in figu	ire represents	[AMU 1995, 96]	
	(a) $i = 9 mA$, $i = -1 mA$					(a)	NPN transistor			
						(b)	PNP transistor			$\sim C$
	(c) $i = 1 mA$, $i = 11 mA$ (d) $i = 11 mA$, $i = 1 mA$					(c)	Forward biased <i>PN</i>	junction diod	e (<u>1</u>	
		ristor the	current gain is	80 What is		(d)	Reverse biased NP	junction diode		В
4.	In a common emitter trans the change in collector cur			_	23.	The	most commonly use	d material for	making transisto	or is
	is 250 <i>µA</i>		[CE	SE PMT 2000]						[MNR 1995
	(a) $80 \times 250 \ \mu A$	(b)	$(250-80)\ \mu A$			(a)	Copper	(b)	Silicon	
	(c) $(250 + 80) \mu A$	(d)	250/80 µA			(c)	Ebonite	(d)	Silver	
•	Least doped region in a tran	sistor		[KCET 2000]	24.	An A	NPN-transistor circui	t is arranged	as shown in figu	re. It is
	(a) Either emitter or collec	tor						•]	[BHU 1994
	(b) Base							$N \rightarrow$		
	(c) Emitter							$\frac{P}{N}$ $\stackrel{\sim}{\stackrel{\sim}{\stackrel{\sim}{\stackrel{\sim}{\rightarrow}}} F$	V _{out}	
	(d) Collector							T ±	- out	

- (a) A common base amplifier circuit
- (b) A common emitter amplifier circuit
- (c) A common collector amplifier circuit
- (d) Neither of the above
- The part of a transistor which is heavily doped to produce a large number of majority carriers, is [CBSE PMT 1993]
 - (a) Base (b) Emitter
 - (c) Collector (d) None of these
- For a transistor, the current amplification factor is 0.8. The transistor is connected in common emitter configuration. The change in the collector current when the base current changes by 6 mA is [Haryana CET 1991]
 - (a) 6 *mA* (b) 4.8 *mA*
 - (c) 24 *mA* (d) 8 *mA*
- **27.** In a common base amplifier circuit, calculate the change in base current if that in the emitter current is 2 *mA* and α = 0.98

[BHU 1995]

(a)	0.04 <i>mA</i>	(b)	1.96 <i>mA</i>
(c)	0.98 <i>mA</i>	(d)	2 <i>mA</i>

- 28. In case of *NPN*-transistors the collector current is always less than the emitter current because [AllMS 1983]
 - (a) Collector side is reverse biased and emitter side is forward biased
 - (b) After electrons are lost in the base and only remaining ones reach the collector
 - (c) Collector side is forward biased and emitter side is reverse biased
 - (d) Collector being reverse biased attracts less electrons
- **29.** In a transistor circuit shown here the base current is 35 μ *A*. The value of the resistor *R* is



- **30.** In a transistor, a change of 8.0 *mA* in the emitter current produces a change of 7.8 *mA* in the collector current. What change in the base current is necessary to produce the same change in the collector current
 - (a) 50 μA (b) 100 μA
 - (c) 150 *µA* (d) 200 *µA*
- **31.** In a transistor configuration β -parameter is

[Orissa PMT 2004]

(a)
$$\frac{l_b}{l_c}$$
 (b) $\frac{l_c}{l_b}$

$$\frac{l_c}{l_a}$$

(c)

- 32. Which of these is unipolar transistor [Pb PMT 2004]
 - (a) Point contact transistor (b) Field effect transistor

(d) $\frac{l_a}{l_a}$

l.

- (c) *PNP* transistor (d) None of these
- **33.** For a transistor, in a common emitter arrangement, the alternating current gain β is given by **[DPMT 2004]**

(a)
$$\beta = \left(\frac{\Delta I_C}{\Delta I_B}\right)_{V_C}$$
 (b) $\beta = \left(\frac{\Delta I_B}{\Delta I_C}\right)_{V_C}$
(c) $\beta = \left(\frac{\Delta I_C}{\Delta I_E}\right)_{V_C}$ (d) $\beta = \left(\frac{\Delta I_E}{\Delta I_C}\right)_{V_C}$

34. The relation between α and β parameters of current gains for a transistors is given by [Pb. PET 2000]

(a)
$$\alpha = \frac{\beta}{1-\beta}$$
 (b) $\alpha = \frac{\beta}{1+\beta}$

(c)
$$\alpha = \frac{1-\beta}{\beta}$$
 (d) $\alpha = \frac{1+\beta}{\beta}$

35. When NPN transistor is used as an amplifier

[DCE 2002]

- (a) Electrons move from base to emitter
- (b) Electrons move from emitter to base
- $(c) \quad \text{Electrons moves from base to emitter} \\$
- (d) Holes moves from base to emitter
- 36. In the *CB* mode of a transistor, when the collector voltage is changed by 0.5 *volt*. The collector current changes by 0.05 *mA*. The output resistance will be [Pb. PMT 2003]
 - (a) 10 $k\Omega$ (b) 20 $k\Omega$
 - (c) 5 $k\Omega$ (d) 2.5 $k\Omega$
- Which of the following is used to produce radio waves of constant amplitude [DCE 2004]
 - (a) Oscillator (b) FET
 - (c) Rectifier (d) Amplifier
- **38.** While a collector to emitter voltage is constant in a transistor, the collector current changes by 8.2 *mA* when the emitter current changes by 8.3 *mA*. The value of forward current ratio *h* is
 - (a) 82 (b) 83
 - (c) 8.2 (d) 8.3
- 39. Consider an NPN transistor amplifier in common-emitter configuration. The current gain of the transistor is 100. If the collector current changes by 1 mA, what will be the change in emitter current [AIIMS 2005]
 - (a) 1.1 *mA* (b) 1.01 *mA*
 - (c) 0.01 *mA* (d) 10 *mA*
- **40.** In a common base amplifier the phase difference between the input signal voltage and the output voltage is

[CBSE PMT 1990; AIEEE 2005]

(a) 0 (b) $\pi/4$

(c)
$$\pi/2$$
 (d) π
(e) $\pi/2$ (d) π
(f) $\pi/4$ (h) $\pi/4$ (l) $\pi/$

8.

9.

(a) Truth

(c) Symbol

Boolean algebra is essentially based on

The logic behind 'NOR' gate is that it gives

(a) High output when both the inputs are low

(b) Low output when both the inputs are low(c) High output when both the inputs are high

(b) Logic

(d) Numbers

[AIIMS 1999]

[CPMT 1999, AFMC 1999]

(a) 1, 4, 3
(b) 4, 1, 2
(c) 1, 3, 4
(d) 4, 2, 1
The following truth table corresponds to the logic gate

[BHU 1994; CPMT 2000; J & K CET 2004]

A

B 🕳

(4)

A 0 0 1 1

Α

3.

Β.

(3)

UNIVERSA

1572 Electronic

			Electronics 1573
	(d) None of these		(c) $C = A \cdot B$ (d) $C = \overline{A \cdot B}$
).	A logic gate is an electronic circuit which [BHU 2000]	10	
	(a) Makes logic decisions	19.	This symbol represents [CBSE PMT 1996]
	(b) Allows electrons flow only in one direction		(a) NOT gate
	(c) Works binary algebra		(b) OR gate
	(d) Alternates between 0 and 1 values		(c) AND gate B
•	A gate has the following truth table [CBSE PMT 2000]		(d) NOR gate
	P 1 1 0 0	20.	Which logic gate is represented by following diagram
	Q = 1 = 0 = 1 = 0		[DCE 2001]
			• •
	The gate is		(a) AND
	(a) NOR (b) OR		(b) OR •
	(c) NAND (d) AND		(c) NOR
2.	How many NAND gates are used to form an AND gate [MP PET 2004]		(d) XOR
	(a) 1 (b) 2		
	(a) 1 (b) 2 (c) 3 (d) 4	21.	Symbol represents [Kerala PMT 2001]
3.	Which of the following gates will have an output of 1	21.	
••	[CBSE PMT 1998]		
	(a) 1 (b) 0 (c)		(a) NAND gate (b) NOR gate
			(c) NOT gate (d) XNOR gate
		22.	To get an output 1 from the circuit shown in the figure, the input must be [UPSEAT 2002]
			(a) $A = 0, B = 1, C = 0$
			(b) $A = 1, B = 0, C = 0$
ŀ	Which represents NAND gate [DCE 2002]		(c) $A = 1, B = 0, C = 1$
	(a) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c		(d) $A = 1, B = 1, C = 0$
		23.	The combination of the gates shown in the figure below produces
			(a) NOR gate \overline{A}
	The given truth table is of [AMU 1998; J & K CET 2002]		(b) OR gate
5.			(c) AND gate \overline{B}
	A X		(d) XOR gate $B \leftarrow \Box$
	0 1	24.	The output of a NAND gate is 0 [UPSEAT 2004]
	1 0		(a) If both inputs are 0
	(a) OR gate (b) AND gate		(b) If one input is 0 and the other input is 1
	(c) NOT gate (d) None of above		(c) If both inputs are 1
5.	What will be the input of A and B for the Boolean expression		(d) Either if both inputs are 1 or if one of the inputs is 1 and the
			other 0
	$(A+B) \cdot (A \cdot B) = 1$ [TNPCEE 2002]	25.	A gate in which all the inputs must be low to get a high output is
	(a) 0, 0 (b) 0, 1	-9.	called [UPSEAT 2004]
	(c) 1, 0 (d) 1, 1		(a) A NAND gate (b) An inverter
<i>'</i> .	If A and B are two inputs in AND gate, then AND gate has an		(c) A NOR gate (d) An AND gate
	output of 1 when the values of <i>A</i> and <i>B</i> are [TNPCEE 2002]	26.	Which logic gate is represented by the following combination of logic gates [AIIMS 2004]
	(a) $A = 0, B = 0$ (b) $A = 1, B = 1$		
	(c) $A = 1, B = 0$ (d) $A = 0, B = 1$		
3.	The Boolean equation of NOR gate is [Haryana CET 2002]		Y Y
	(a) $C = A + B$ (b) $C = \overline{A + B}$		

C.	ERSAL SCORER 1574 Electronics		
	(c) AND (d) NOR	5.	The grid voltage of any triode valve is changed from -1 volt to $-$
7.	The output of OR gate is 1 [CBSE PMT 2004]		<i>volt</i> and the mutual conductance is 3×10^{-4} <i>mho</i> . The change
	(a) If both inputs are zero		plate circuit current will be [MNR 1999]
	(b) If either or both inputs are 1		(a) 0.8 <i>mA</i> (b) 0.6 <i>mA</i>
	(c) Only if both input are 1		(c) 0.4 <i>mA</i> (d) 1 <i>mA</i>
-	(d) If either input is zero	6.	In a triode, $g_m = 2 \times 10^{-3} ohm^{-1}; \mu = 42$, resistance loa
8.	Which gates is represented by this figure [DCE 2003] (a) NAND gate [DCE 2003]		R=50 kilo ohm. The voltage amplification obtained from the triode will be [MNR 199]
	(b) AND gate $A \longrightarrow Y$		(a) 30.42 (b) 29.57
	(c) NOT gate $B \longrightarrow C$		(c) 28.18 (d) 27.15
9.	(d) OR gate Sum of the two binary numbers $(1000010)_2$ and $(11011)_2$ is	7.	In an amplifier the load resistance R_L is equal to the pla [DCE 2004] resistance (r_p) . The voltage amplification is equal to
	(a) $(111101)_2$ (b) $(111111)_2$		(CPMT 199
	(c) $(101111)_2$ (d) $(111001)_2$		(a) μ (b) 2μ
0.	The truth-table given below is for which gate		
	[CBSE PMT 1994, 98 2002; DPMT 2002; BCECE 2005]		(c) $\mu/2$ (d) $\mu/4$
	A 0 0 1 1	8.	For a given plate-voltage, the plate current in a triode is maximu when the potential of
	<i>B</i> 0 1 0 1		[IIT-JEE 1985; CPMT 1995; AFMC 199
	C 1 1 0		(a) The grid is positive and plate is negative
	(a) XOR (b) OR		(b) The grid is positive and plate is positive
	(c) AND (d) NAND		(c) The grid is zero and plate is positive
•	Which of the following logic gate is an universal gate [AIIMS 2005]		(d) The grid is negative and plate is positive
	(a) OR (b) NOT		
	(c) AND (d) NOR		
	Valve Electronics (Diode and Triode) Thermionic emission from a heated filament varies with its		
	temperature T as		
	[CBSE PMT 1990; RPMT 2000; CPMT 2002]		
	(a) T^{-1} (b) T		
	(c) T^2 (d) $T^{3/2}$		
	Number of secondary electrons emitted per number of primary electrons depends on [RPET 2000]		
	(a) Material of target		
	(b) Frequency of primary electrons		
	(c) Intensity		
	(d) None of the above		
	(d) None of the above		
	(d) None of the above Due to S.C.R in vacuum tube [RPET 2000]		
	(d) None of the above[RPET 2000]Due to S.C.R in vacuum tube[RPET 2000](a) $I_p \rightarrow$ Decrease(b) $I_p -$ Increase		
	(d) None of the above[RPET 2000]Due to S.C.R in vacuum tube[RPET 2000](a) $I_p \rightarrow$ Decrease(b) $I_p -$ Increase(c) $V_p =$ Increase(d) $V_g =$ Increase		
"e "e	(d) None of the above[RPET 2000]Due to S.C.R in vacuum tube[RPET 2000](a) $I_p \rightarrow$ Decrease(b) $I_p -$ Increase(c) $V_p =$ Increase(d) $V_g =$ IncreaseIn diode, when there is saturation current, the plate resistance (r_p)		

1576 Electronics (a) Filament voltage (b) Plate voltage If $R_p = 7 K\Omega$, $g_m = 2.5$ millimho, then on increasing plate voltage 9. (c) Plate resistance (d) Plate current by 50V, how much the grid voltage is changed so that plate In a triode valve 10 [MP PET 1992] current remains the same [RPET 1996] (a) If the grid voltage is zero then plate current will be zero (a) - 2.86 V (b) – 4 V (b) If the temperature of filament is doubled, then the thermionic (c) + 4 V(d) + 2 V current will also be doubled The amplification factor of a triode is 20 and trans-conductance is 3 10. (c) If the temperature of filament is doubled, then the thermionic *milli mho* and load resistance $3 \times 10^4 \Omega$, then the voltage gain is cuiremtrightiearly be four times (b) 28 (d) At a definite grid voltage the plate current varies with plate (a) 16.36 voltage according to Ohm's law (c) 78 (d) 108 The amplification factor of a triode valve is 15. If the grid voltage is 20. In a triode amplifier, $\mu = 25$, $r_p = 40$ kilo ohm and load resistance 11. changed by 0.3 volt the change in plate voltage in order to keep the plate current constant (in volt) is $R_I = 10$ kilo ohm. If the input signal voltage is 0.5 volt, then [CPMT 1990] output signal voltage will be [RPMT 1995] (a) 0.02 (b) 0.002 (a) 1.25 volt (b) 5 volt (c) 4.5 (d) 5.0 (c) 2.5 volt (d) 10 volt The slope of plate characteristic of a vacuum tube diode for certain 21. The amplification factor of a triode is 20. If the grid potential is 12 operating point on the curve is $10^{-3} \frac{mA}{V}$. The plate resistance of reduced by 0.2 volt then to keep the plate current constant its plate voltage is to be increased by the diode and its nature respectively [RPMT 1993, 95] [MP PMT 1990] (a) 10 volt (b) 4 *volt* (a) 100 kilo-ohms static (b) 1000 kilo-ohms static (c) 40 volt (d) 100 volt (c) 1000 kilo-ohms dynamic (d) 100 kilo-ohms dynamic For a triode $r_p = 10$ kilo ohm and $g_m = 3$ milli mho. If the load 13. A triode has a mutual conductance of $2 \times 10^{-3} mho$ and an 22. resistance is double of plate resistance, then the value of voltage amplification factor of 50. The anode is connected through a gain will be [RPMT 1994] resistance of 25×10^3 ohms to a 250 volts supply. The voltage (a) 10 (b) 20 gain of this amplifier is [MP PMT 1989] (a) 50 (b) 25 (c) 15 (d) 30 (c) 100 (d) 12.5 14. The amplification produced by a triode is due to the action of [AFMC 1994] (a) Filament (b) Cathode 14×10^{15} electrons reach the anode per second. If the power 23. consumed is 448 milliwatts, then the plate (anode) voltage is (d) Plate (c) Grid (b) 200*V* (a) 150 V 15. In an experiment, the saturation in the plate current in a diode is (c) $14 \times 448V$ (d) 448/14V observed at 240 V. But a student still wants to increase the plate current. It can be done, if [MNR 1994] In the circuit of a triode valve, there is no change in the plate 24. current, when the plate potential is increased from 200 volt to 220 (a) The plate voltage is increased further volt and the grid potential is decreased from - 0.5 volt to -1.3 volt. (b) The plate voltage is decreased The amplification factor of this valve is (c) The filament current is decreased

- (d) The filament current is increased
- 16. In a triode amplifier, the value of maximum gain is equal to

[MP PMT 1992]

(a) 15

(c) 25

- (a) Half the amplification factor
- (b) Amplification factor
- (c) Twice the amplification factor
- (d) Infinity
- For a given triode $\mu = 20$. The load resistance is 1.5 times the 17. anode resistance. The maximum gain will be

		[CPMT 1992]
(a) 16	(b) 1	2
(c) 10	(d) N	None of the above

18. The voltage gain of a triode depends upon [CPMT 1992]

If the amplification factor of a triode (μ) is 22 and its plate 25. resistance is 6600 ohm, then the mutual conductance of this valve is mho is [MP PMT 1989]

(b) 20

(d) 35

[MP PMT 1989]

- (a) $\frac{1}{300}$ (b) 25×10^{-2}
- (c) 2.5×10^{-2} (d) 0.25×10^{-2}

26. For a triode, at $V_g = -1$ volt, the following observations were taken $V_{\scriptscriptstyle D}=75V, I_{\scriptscriptstyle P}=2m\!A$, $~~V_{\scriptscriptstyle P}=100V, I_{\scriptscriptstyle P}=4m\!A$. The value of plate resistance will be [MP PMT 1989] (a) 25 $k\Omega$ (b) 20.8 *k*Ω

(c) 12.5 $k\Omega$ (d) 100 $k\Omega$	36.	Following is the relation			charg
The triode constant is out of the following [RPMT 1989]		$I = AT^2 e^{qt/V_L}$ then value of	of V will	be [RI	PMT 2000
(a) Plate resistance (b) Amplification factor		(a) $\frac{V}{V}$	(b)	$\frac{kV}{T}$	
(c) Mutual conductance (d) All the above		kT LT		T	
The unit of mutual conductance of a triode valve is		(c) $\frac{kI}{V}$	(d)	$\frac{VI}{k}$	
[MP PMT 1988]	37.	Which one is correct relation	for therr	nionic emission	
(a) Siemen (b) <i>Ohm</i>	071				PMT 2000
(c) <i>Ohm metre</i> (d) <i>Joule Coulomb</i>		(a) $J = AT^{1/2}e^{-\phi/kT}$	(b)	$J = AT^2 e^{-\phi/kT}$	
With a change of load resistance of a triode, used as an amplifier,		()			
from 50 <i>kilo ohms</i> to 100 <i>kilo ohms</i> , its voltage amplification changes from 25 to 30. Plate resistance of the triode is		(c) $J = AT^{3/2}e^{-\phi/kT}$ [MP PET 1986]	· · ·	$J = AT^2 e^{-\phi/2kT}$	
(a) 25 <i>k</i> Ω (b) 75 <i>k</i> Ω	38.	[MP PET 1986] When plate voltage in diode va then plate current increases fro			
		resistance will be		AT 2000]	nie plasu
(c) 7.5 $k\Omega$ (d) 2.5 $k\Omega$		(a) 10 <i>k</i> Ω	- (b)	11 <i>k</i> Ω	
select the correct statements from the following		(c) 15 $k\Omega$		11.1 <i>k</i> Ω	
[IIT-JEE 1984]	20	In a diode valve, the state of s	()		ih, hy
(a) A diode can be used as a rectifier	39.	(a) High plate voltage and h			ny by
(b) A triode cannot be used as a rectifier		(a) Fingin plate voltage and n (b) Low filament current an	C		
(c) The current in a diode is always proportional to the applied voltage			0.	e	
(d) The linear portion of the $1-V$ characteristic of a triode is used		 (c) Low plate voltage and high cathode temperature (d) High filament current and high plate voltage Plate resistance of two triode valves is 2 KΩ and 4 KΩ amplification factors? each of the valves is 40. The ratio of volta 			
for amplification without distortion	40				
The introduction of a grid in a triode valve affects plate current by	40.				
(a) Making the thermionic emission easier at low temperature		amplification, when used with			
(b) Releasing more electrons from the plate				4	
(c) By increasing plate voltage		(a) 10	(b)	3	
(d) By neutralising space charge		(2) 3	(d)	16	
Before the saturation state of a diode at the plate voltages of 400 V		(c) $\frac{-}{4}$	(u)	3	
and 200 V respectively the currents are <i>i</i> and <i>i</i> respectively. The	41.	Diode is used as a/an		[A	11MS 1999
ratio i/i will be		(a) Oscillator	(b)	Amplifier	
(a) $\sqrt{2}/4$ (b) $2\sqrt{2}$		(c) Rectifier	(d)	Modulator	
(c) 2 (d) 1/2	42.	The electrical circuits used to		oth d.c. output from	a rectifie
The value of plate current in the given circuit diagram will be		circuit is called	get sino		CET 2000
(a) 3 mA		(a) Filter	(b)	Amplifier	
(b) 8 mA $I_{P} \neq R_{L}$		(c) Full wave rectifier	(d)	Oscillator	
	40				
(c) 13 mA 1.112 A \downarrow 1.125 A \underline{T}	43.	Which of the following does r			ages
(d) 18 mA $ = \frac{1}{2V} + \frac{1}{2V}$		(a) <i>g</i> _	(b)	R	
Coating of strontium oxide on Tungsten cathode in a valve is good		(c) <i>μ</i>	(d)	Each of them varies	
or thermionic emission because [RPMT 1998]	44.	The grid in a triode valve is u	ised	[UPSEAT 2000]	
a) Work function decreases		(a) To increases the thermic	onic emis	sion	
b) Work function increases		(b) To control the plate to c	athode c	urrent	
 c) Conductivity of cathode increases d) Cathode can be beated to high temperature 		(c) To reduce the inter-elect			
d) Cathode can be heated to high temperature					
Correct relation for triode is [RPMT 2000]		(d) To keep cathode at cons			
a) $\mu = g_m \times r_p$ (b) $\mu = \frac{g_m}{r_p}$	45.	In a triode valve the am conductance is 10 <i>° mho</i> . The j	•		l mutua
				[UPS	EAT 2000
c) $\mu = 2g_m \times r_p$ (d) None of these					

27.

28.

29.

30.

31.

32.

33.

34.

35.

	ISTREE 1578 Electronics			
_	(c) $2 \times 10^{\circ} \Omega$	(d) $2 \times 10^{\circ} \Omega$		
46.	The thermionic emission of ele	ctron is due to [UPSEAT 2000]	56.	(a) 40 (c) 33.3
	(a) Electromagnetic field	(b) Electrostatic field	50.	The current $1.2 V$ is 7.1
	(c) High temperature	(d) Photoelectric effect		becomes 5
7.		triode is 50. If the grid potential is crease in plate potential will keep the [RPMT 1999]	57.	(a) 2 min (c) 4 min Select the
	(a) 5 V	(b) 10 <i>V</i>		(a) Ina f (b) Ina f
	(c) 0.2 V	(d) 50 V		(c) The e
	The slope of plate chara	acteristic of a vacuum diode is		(d) The f
	$2 \times 10^{-2} mA / V$. The plate r		58.	The ampli
		[RPMT 1999]		kilo ohms.
	(a) 50 Ω	(b) 50 <i>k</i> Ω		(a) 2×1
	(c) 500 $k\Omega$	(d) 500 <i>k</i> Ω		(c) 500 r
	The transconductance of a tr	iode amplifier is 2.5 <i>mili mho</i> having		
•	plate resistance of 20 $K\!\Omega$, amp		[RP	
	(a) 5 <i>k</i> Ω	(b) 25 <i>k</i> Ω		
	(c) 20 $k\Omega$	(d) 50 <i>k</i> Ω		
•	•	riode is 18 and its plate resistance is 8 0Ω is connected in the plate circuit.		
	(a) 30	[RPMT 2002] (b) 20		
	(a) 30 (c) 10	(d) 1		
	The ripple factor in a half wav			
	(a) 1.21	(b) 0.48		
	(c) 0.6	(d) None of these		
	The correct relation for a triod	e is [RPET 2000, 02]		
	(a) $g_m = \frac{\Delta I_p}{\Delta V_p} \bigg _{V_g = constt.}$	(b) $g_m = \frac{\Delta I_p}{\Delta V_g} \bigg _{V_p = const.}$		
	(c) Both	(d) None of these		
	In a diode valve the cathod function)	le temperature must be (ϕ = work [RPET 2002]		
	(a) High and ϕ should be hig	h		
	(b) High and ϕ should be low	V		
	(c) Low and ϕ should be high	h		
	(d) Low and ϕ should be high	h		
•	•	The proof of the transformation of the transformation the transformation the transformation of		
	(a) 50	(b) 1.25 × 10 ⁴		
	(c) 75	(d) 2.25×10^{-10}		

55. Plate voltage of a triode is increased from 200 V to 225 V. To maintain the plate current, change in grid voltage from 5 V to 5.75 V is needed. The amplification factor is

a)	40	(b)	45				
c)	33.3	(d)	25				
.2 1	The current in a triode at anode potential 100 V and grid potential – 2 V is 7.5 mA . If grid potential is changed to – 2.2 V , the current becomes 5.5 mA . the value of trans conductance (g) will be						
a)	2 mili mho	(b)	3 mili mho				
c)	4 <i>mili mho</i>	(d)	0.2 <i>mili mho</i>				
Sele	ct the correct statement		[RP/	MT 2003]			
a)	a) In a full wave rectifier, two diodes work alternately						

- b) In a full wave rectifier, two diodes work simultaneously
- $(c) \quad \mbox{The efficiency of full wave and half wave rectifiers is same}$
- (d) The full wave rectifier is bi-directional
- 58. The amplification factor of a triode is 20. Its plate resistance is 10 kilo ohms. Mutual conductance is

[MNR 1992; Orissa JEE 2005]

[RPET 2002]

(c) 500 *mho* (d) 2×10^{-3} *mho*

[RPMT 2001]

[CBSE PMT 2001]



Objective Questions

A silicon speciman is made into a P-type semi-conductor by 1. dopping, on an average, one Indium atom per 5×10^7 silicon atoms. If the number density of atoms in the silicon specimen is $5\!\times\!10^{28}\,\mathrm{atoms}\ /\,m^3\,$ then the number of acceptor atoms in silicon per cubic centimetre will be

[MP PMT 1993, 2003]

(a) $2.5 \times 10^{30} a toms / cm^3$ (b)	$1.0 \times 10^{13} a toms / cm^{3}$
--	--------------------------------------

- (c) $1.0 \times 10^{15} a toms / cm^3$ (d) $2.5 \times 10^{36} a toms / cm^3$
- The probability of electrons to be found in the conduction band of 2 an intrinsic semiconductor at a finite temperature

[IIT-JEE 1995; DPMT 2004]


- (a) Decreases exponentially with increasing band gap
- (b) Increases exponentially with increasing band gap
- (c) Decreases with increasing temperature
- Is independent of the temperature and the band gap (d)
- The typical ionisation energy of a donor in silicon is з.


[IIT-JEE 1992]


- $10.0\,eV$ (b) 1.0 *eV* (a)
- (d) 0.001 eV 0.1 eV(c)
- In *PN*-junction diode the reverse saturation current is 10^{-5} amp 4. at $27^{\circ}C$. The forward current for a voltage of 0.2volt is
 - $2037.6 \times 10^{-3} amp$ (b) $203.76 \times 10^{-3} amp$ (a)
 - $20.376 \times 10^{-3} amp$ (d) $2.0376 \times 10^3 amp$ (c)

 $[\exp(7.62) = 2038.6, K = 1.4 \times 10^{-23} J / K]$

- When a potential difference is applied across, the current passing 5. through [IIT-JEE 1999]
 - (a) An insulator at 0K is zero
 - (b) A semiconductor at 0K is zero
 - (c) A metal at 0K is finite
 - (d) A *P-N* diode at 300K is finite, if it is reverse biased
- 6. A 2*V* battery is connected across the points *A* and *B* as shown in the figure given below. Assuming that the resistance of each diode is zero in forward bias and infinity in reverse bias, the current supplied by the battery when its positive terminal is connected to *A* is [UPSEAT 2002]








- (b) 2 *mA*
- (c) 2.5 mA
- (d) 3 mA


8.

- A P-type semiconductor has acceptor levels 57 meV above the valence band. The maximum wavelength of light required to create a hole is (Planck's constant $h = 6.6 \times 10^{-34}$ *J-s*)
 - (b) $57 \times 10^{-3} \text{ Å}$ (a) 57 Å
 - (d) $11.61 \times 10^{-33} \text{ Å}$ (c) 217100 Å
- Current in the circuit will be 9.





The diode used in the circuit shown in the figure has a constant voltage drop of 0.5 V at all currents and a maximum power rating of 100 milliwatts. What should be the value of the resistor R, connected in series with the diode for obtaining maximum current [CBSE PMT





12.


13.

10.

For a transistor amplifier in common emitter configuration for load impedance of 1 $k\Omega$ (h = 50 and h = 25 $\mu A/V$) the current gain is


(a) - 5.2 (b) - 15.7

- (c) 24.8 (d) - 48.78
- In the following common emitter configuration an NPN transistor with current gain β = 100 is used. The output voltage of the amplifier will be [AIIMS 2003]




- In semiconductor the concentrations of electrons and holes are 8 imes $10^{-}/m$ and $5 \times 10^{-}/m$ respectively. If the mobilities of electrons and hole are 2.3 *m*/volt-sec and 0.01 *m*/volt-sec respectively, then semiconductor is
 - (a) N-type and its resistivity is 0.34 ohm-metre
 - (b) *P*-type and its resistivity is 0.034 ohm-metre
 - N-type and its resistivity is 0.034 ohm-metre (c)
 - (d) *P*-type and its resistivity is 3.40 *ohm-metre*

- SELF SCORER 1580 Electronics
- **14.** A sinusoidal voltage of peak value 200 *volt* is connected to a diode and resistor *R* in the circuit shown so that half wave rectification occurs. If the forward resistance of the diode is negligible compared to *R* the *rms* voltage (in *volt*) across *R* is approximately




15. The junction diode in the following circuit requires a minimum current of 1 mA to be above the knee point (0.7 V) of its 1-V characteristic curve. The voltage across the diode is independent of current above the knee point. If $V_{i} = 5 V_{i}$ then the maximum value of R so that the voltage is above the knee point, will be



(c)
$$4.3 \Omega$$
 (d) 860Ω

16. In the circuit given below, V(t) is the sinusoidal voltage source, voltage drop $V_{\perp}(t)$ across the resistance *R* is



- (b) Is full wave rectified
- (c) Has the same peak value in the positive and negative half cycles
- (d) Has different peak values during positive and negative half cycle
- 17. The peak voltage in the output of a half-wave diode rectifier fed with a sinusoidal signal without filter is 10 *V*. The dc component of the output voltage is [CBSE PMT 2004]

(a) $10 / \sqrt{2} V$	(b)	10/ π V
-----------------------	-----	-------------

(c) 10 V (d)
$$20/\pi V$$

18. A transistor is used as an amplifier in *CB* mode with a load resistance of 5 $k \Omega$ the current gain of amplifier is 0.98 and the input resistance is 70 Ω , the voltage gain and power gain respectively are [Pb. PET 2003]


(a) 70, 68.6	(b)	80, 75.6
--------------	-----	----------

- $(c) \quad 60, \ 66.6 \qquad \qquad (d) \quad 90, \ 96.6$
- The Bohr radius of the fifth electron of phosphorus (atomic number = 15) acting as dopant in silicon (relative dielectric constant = 12) is

(c) 21.2 Å

(d) None of these


20. In the following circuits *PN*-junction diodes *D*, *D* and *D* are ideal for the following potential of *A* and *B*, the correct increasing order of resistance between *A* and *B* will be



The circuit shown in following figure contains two diode D and D each with a forward resistance of 50 *ohms* and with infinite backward resistance. If the battery voltage is 6 V, the current through the 100 *ohm* resistance (in *amperes*) is




[RPMT 2000]




22. Find V

21.




23. A diode is connected to 220 *V* (*rms*) *ac* in series with a capacitor as shown in figure. The voltage across the capacitor is




24. A potential difference of 2*V* is applied between the opposite faces of a *Ge* crystal plate of area 1 *cm* and thickness 0.5 *mm*. If the concentration of electrons in *Ge* is 2 × 10·/*m* and mobilities of electrons and holes are $0.36 \frac{m^2}{volt-sec}$ and $0.14 \frac{m^2}{volt-sec}$ respectively, then the current flowing through the plate will be

(d) None of these







- 25. semiconductor due to electrons and holes are $\frac{3}{4}$ and $\frac{1}{4}$ respectively. If the drift velocity of electrons is $\frac{5}{2}$ times that of holes at this temperature, then the ratio of concentration of electrons and holes is
 - (a) 6:5 (b) 5:6 (d) 2:3 (c) 3:2
- Ge and Si diodes conduct at 0.3 V and 0.7 V respectively. In the 26. following figure if Ge diode connection are reversed, the value of Vchanges by [Based on Roorkee 2000]




27. In the circuit shown in figure the maximum output voltage V is



In the following circuit find I and I 28.



29. For the transistor circuit shown below, if β = 100, voltage drop between emitter and base is 0.7 V then value of V will be



In *NPN* transistor, 10⁻ electrons en ers in emitter region in 10⁻ sec. If 2% electrons are lost in base region then collector current and 30. current amplification factor (β) respectively are

(c) 2 *mA*, 25

(d) 2.25 mA, 100

31. The following configuration of gate is equivalent to

[AMU 1999]






Figure gives a system of logic gates. From the study of truth table it 32. can be found that to produce a high output (1) at R, we must have

(a) X = 0, Y = 1


- (b) X = 1, Y = 1X = 1, Y = 0(c)
- (d) X = 0, Y = 0



The combination of gates show 33.




34. The shows two NAND gates followed by a NOR gate. The system is equivalent to the following logic gate



- The diagram of a logic circuit is given below. The output F of the 35. circuit is represented by
 - W.(X+Y)(a)
 - $W \cdot (X \cdot Y)$ (b)
 - $W + (X \cdot Y)$ (c)

(d)

36.



The plate current *i* in a triode valve is given $i_p = K(V_p + \mu V_g)^{3/2}$ where *i* is in milliampere and *V* and *V* are in volt. If $r_{e} = 10^{\circ}$ ohm, and $g_{m} = 5 \times 10^{-3}$ mho, then for $i_p = 8 \ mA$ and $V_p = 300 \ volt$, what is the value of K and grid cut off voltage [Roorkee 1992]

(a)
$$-6V$$
, $(30)^{3/2}$ (b) $-6V$, $(1/30)^{3/2}$

 $(c) + 6 V, (30)^{3}$ (d) + 6V, (1/30)³

- The linear portions of the characteristic curves of a triode valve give 37. the following readings [Roorkee 1985]
 - 2 - 6 0 V_g (volt)

LF SCORER 1582 Electronics

$I_p(mA)$ for $V_p = 150$ volts	15	12.5	10	7.5
$I_p(mA)$ for $V_p = 120$ volts	10	7.5	5	2.5

The plate resistance is

- (a) 2000 *ohms* (b) 4000 *ohms*
- (c) 8000 *ohms* (d) 6000 *ohms*
- **38.** The relation between dynamic plate resistance (r) of a vacuum diode and plate current in the space charge limited region, is

(a)
$$r_p \propto I_p$$

(b) $r_p \propto I_p^{3/2}$
(c) $r_p \propto \frac{1}{I_p}$
(d) $r_p \propto \frac{1}{(I_p)^{1/3}}$


39. The relation between I and V for a triode is

 $I_p = (0.125V_p - 7.5)mA$

Keeping the grid potential constant at 1V, the value of r will be

(a)	8 <i>k</i> Ω	(b)	4 <i>k</i> Ω
(c)	2 <i>k</i> Ω	(d)	8 <i>k</i> Ω

40. An alternating voltage of 141.4 V (rms) is applied to a vacuum diode as shown in the figure. The maximum potential difference across the condenser will be



- **41.** A metallic surface with work function of 2 eV, on heating to a temperature of 800 K gives an emission current of 1 mA. If another metallic surface having the same surface area, same emission constant but work function 4 eV is heated to a temperature of 1600 K, then the emission current will be
 - (a) 1 *mA* (b) 2 *mA* (c) 4 *mA* (d) None of these
- **42.** A change of 0.8 *mA* in the anode current of a triode occurs when the anode potential is changed by 10 *V*. If $\mu = 8$ for the triode, then what change in the grid voltage would be required to produce a change of 4 *mA* in the anode current

(a) 6.25 V	(b) 0.16 V
------------	------------

(c) 15.2 V (d) None of these

43. The plate current in a triode is given by

$$I_p = 0.004 (V_p + 10V_g)^{3/2} mA$$

where *I*, *V* and *V* are the values of plate current, plate voltage and grid voltage, respectively. What are the triode parameters μ , *r* and *g* for the operating point at $V_p = 120 \text{ volt}$ and $V_g = -2 \text{ volt}$?

(a) 10, 16.7
$$k\Omega$$
, 0.6 m mho (b) 15, 16.7 $k\Omega$, 0.06 m mho

	(c)	20, 6 kΩ, 16.7 m mho	(d) None of these
--	-----	----------------------	-------------------

- 44. A triode whose mutual conductance is 2.5 *m A/volt* and anode resistance is 20 *kilo ohm*, is used as an amplifier whose amplification is 10. The resistance connected in plate circuit will be [MP PET 1989; RPMT 1998]
 - (a) $1 k\Omega$ (b) $5 k\Omega$
 - (c) 10 $k\Omega$ (d) 20 $k\Omega$

45. In the grid circuit of a triode a signal $E = 2\sqrt{2} \cos \omega t$ is applied. If $\mu = 14$ and $r = 10 \ k\Omega$ then root mean square current flowing through $R_L = 12 \ k\Omega$ will be

- (a) 1.27 *mA* (b) 10 *mA*
- (c) 1.5 *mA* (d) 12.4 *mA*
- **46.** For a triode $\mu = 64$ and $g_{\perp} = 1600 \ \mu$ mho. It is used as an amplifier and an input signal of 1V (*rms*) is applied. The signal power in the load of 40 $k\Omega$ will be
 - (a) 23.5 *mW* (b) 48.7 *mW*
 - (c) $25.6 \ mW$ (d) None of these
- **47.** Amplification factor of a triode is 10. When the plate potential is 200 *volt* and grid potential is -4 *volt*, then the plate current of 4mA is observed. If plate potential is changed to 160 *volt* and grid potential is kept at -7 *volt*, then the plate current will be
 - (a) 1.69 *mA* (b) 3.95 *mA*
 - (c) 2.87 (d) 7.02 *mA*
- **48.** On applying a potential of -1 *volt* at the grid of a triode, the following relation between plate voltage $V_{(volt)}$ and plate current $I_n(\operatorname{in} mA)$ is found


 $I_p = 0.125 V_p - 7.5$

If on applying -3 *volt* potential at grid and 300 *V* potential at plate, the plate current is found to be 5mA, then amplification factor of the triode is

- (a) 100 (b) 50
- (c) 30 (d) 20
- **49.** The slopes of anode and mutual characteristics of a triode are 0.02 $mA \ V$ and $1 \ mA \ V$ respectively. What is the amplification factor of
the valve[MP PMT 1990]

[AIIMS 2005]


- (a) 5 (b) 50
- (c) 500 (d) 0.5
- **50.** The voltage gain of the following amplifier is






Graphical Questions


1. The temperature (7) dependence of resistivity (ρ) of a semiconductor is represented by [AllMS 2004]




2. In a forward biased *PN*-junction diode, the potential barrier in the depletion region is of the form ... [KCET 2004]




3. Different voltages are applied across a *P-N* junction and the currents are measured for each value. Which of the following graphs is obtained between voltage and current






UNIVERSAL SELF SCORER 1584 Electronics

4. If the following input signal is sent through a *PN*-junction diode, then the output signal across *R* will be



5. The curve between charge density and distance near *P-N* junction will be




6. The resistance of a germanium junction diode whose V-I is shown in figure is $(V_k = 0.3V)$

(a) 5 *k*Ω


- (b) 0.2 *k*Ω
- (c) 2.3 $k\Omega$
- (d) $\left(\frac{10}{2.3}\right)k\Omega$


10*mA*

7. In the half-wave rectifier circuit shown. Which one of the following wave forms is true for V_{CD} , the output across *C* and *D*?




8. The output in the circuit of figure is taken across a capacitor. It is as shown in figure







A full wave rectifier circuit along with the input and output voltages is shown in the figure




(c) B, C
(d) A, D
A source voltage of 8V drives the diode in fig. through a current-limiting resistor of 100 *ohm.* Then the magnitude of the slope load line on the V-I characteristics of the diode is



The *i-V* characteristic of a *P-N* junction diode is shown below. The approximate dynamic resistance of the *P-N* junction when a forward bias of 2*volt* is applied



The given figure shows the wave forms for two inputs A and B and that for the output Y of a logic circuit. The logic circuit is




11.


12.

10.


9.




14. The variation of anode current in a triode corresponding to a change in grid potential at three different values of the plate potential is shown in the diagram. The mutual conductance of the triode is




15. The point representing the cut off grid voltage on the mutual characteristic of triode is





16. For a thermionic emitter (metallic) if *J* represents the current density and *T* is its absolute temperature then the correct curve I




17. If the thermionic current/density is *J* and emitter temperature is *T* then the curve between $\frac{J}{T^2}$ and $\frac{1}{T}$ will be









20. The correct curve between voltage gain $(A_{\rm v})$ and load resistance (R_L) is











The plate characteristic curve of a diode in space charge limited 22. region is as shown in the figure. The slope of curve at point P is 5.0 mA/V. The static plate resistance of diode will be




23.


The ratio of thermionic currents (1/1) for a metal when the temperature is slowly increased T_0 to T as shown in figure. (1 and *I* are currents at *T* and respectively). Then which one is correct?




- (a) A
- (c) C (d) D
- The frequency response curve of RC coupled amplifier is shown in 24. figure. The band width of the amplifier will be




25. The figure represents variation of triode parameter (μ or r or g) with the plate current. The correct variation of μ and r are given, respectively by the curves




- (a) A and B (c) A and C
- 26. The mutual characteristic curves of a triode are as shown in figure. The cut off voltage for the triode is




For the diode, the characteristic curves are given at different 27. temperature. The relation between the temperatures is




The output current versus time curve of a rectifier is shown in the 28. figure. The average value of the output current in this case is



Which of the following figures correctly shows the phase relation 29. between the input signal and the output signal of triode amplifier



In the figure four plate characteristics of a triode at different grid voltage are shown. The difference between successive grid voltage is 1 V. Which curve will have maximum grid voltage and what is its value?



Assertion & Reason

For AIIMS Aspirants

Read the assertion and reason carefully to mark the correct option out of the options given below:

- If both assertion and reason are true and the reason is the correct (a) explanation of the assertion.
- *(b)* If both assertion and reason are true but reason is not the correct explanation of the assertion.
- If assertion is true but reason is false. (c)

30.

- (d)If the assertion and reason both are false.
- (e) If assertion is false but reason is true.

[RPET 1990]


1.	Assertion	: The logic gate NOT can be built using diode.	
	Reason	: The output voltage and the input voltage of th diode have 180° phase difference.	e
		[AIIMS 2005	5]
2.	Assertion	: The number of electrons in a <i>P</i> -type silicor semiconductor is less than the number of electron in a pure silicon semiconductor at room temperature.	S
	Reason	: It is due to law of mass action. [AIIMS 2005	5]
3.	Assertion	: In a common emitter transistor amplifier the inpu current is much less than the output current.	rt
	Reason	: The common emitter transistor amplifier has ver high input impedance. [AIIMS 2005]	
4.	Assertion	: A transistor amplifier in common emitte configuration has a low input impedence.	r
	Reason	: The base to emitter region is forward biased.	
		[AllMS 2004]	
5.	Assertion	: The resistivity of a semiconductor increases with temperature.	h
	Reason	: The atoms of a semiconductor vibrate with large amplitude at higher temperature there b increasing it's resistivity. [AIIMS 2003	y
6.	Assertion	: If the temperature of a semiconductor is increased then it's resistance decreases.	d
	Reason	: The energy gap between conduction band and valence band is very small [AIIMS 1997	
7.	Assertion	: The temperature coefficient of resistance is positiv for metals and negative for <i>P-type</i> semiconductor.	e
	Reason	: The effective charge carriers in metals ar negatively charged whereas in <i>P</i> -type semiconducto they are positively charged.	r
_		[AllMS 1996	•
8.	Assertion	: Electron has higher mobility than hole in semiconductor.	а
	Reason	: Mass of electron is less than the mass of hole.	
9.	Assertion	: An <i>N</i> -type semiconductor has a large number of electrons but still it is electrically neutral.	νf
	Reason	 An <i>N</i>-type semiconductor is obtained by doping an intrinsic semiconductor with a pentavalen impurity. 	
10.	Assertion	: The crystalline solids have a sharp melting point.	
	Reason	: All the bonds between the atoms or molecules of crystalline solids are equally strong, that they ge broken at the same temperature.	
11.	Assertion	: Silicon is preferred over germanium for making semiconductor devices.	g
	Reason	: The energy gap for germanium is more than th energy gap of silicon.	e
12.	Assertion	: We can measure the potential barrier of a <i>Pi</i> junction by putting a sensitive voltmeter across it terminals.	
	Reason	: The current through the <i>PN</i> junction is not same in forward and reversed bias.	n
13.	Assertion	: Semiconductors do not Obey's Ohm's law.	
	Reason	: Current is determined by the rate of flow of charg carriers.	e

UNIVERSAL SELF SCORER 1588 Electronics

-		
14.	Assertion	: Two <i>P-N</i> junction diodes placed back to back, will work as a <i>NPN</i> transistor.
	Reason	: The <i>P</i> -region of two <i>PN</i> junction diodes back to back will form the base of <i>NPN</i> transistor.
15.	Assertion	: In transistor common emitter mode as an amplifier is preferred over common base mode.
	Reason	: In common emitter mode the input signal is connected in series with the voltage applied to the base emitter function.
16.	Assertion	: The dominant mechanism for motion of charge carriers in forward and reverse biased silicon P-N junction are drift in both forward and reverse bias.
	Reason	: In reverse biasing, no current flow through the junction.
17.	Assertion	: A transistor is a voltage-operating device.
	Reason	: Base current is greater than the collector current.
18.	Assertion	: NAND or NOR gates are called digital building blocks.
	Reason	: The repeated use of NAND (or NOR) gates can produce all the basic or complicated gates.
19.	Assertion	: At 0 K Germanium is a superconductor.
	Reason	: At 0 <i>K</i> Germanium offers zero resistance.
20.	Assertion	: Base in a transistor is made very thin as compared to collector and emitter regions.
	Reason	: Due to thin base power gain and voltage gain is obtained by a transistor.
21.	Assertion	: The current gain in common base circuit is always less than one.
22.	Reason Assertion	 At constant collector voltage the change in collector current is more than the change in emitter current. <i>V-i</i> characteristic of <i>P-N</i> junction diode is same as
<i>44</i> .	Reason	 : <i>V-i</i> characteristic of <i>P-N</i> junction diode is same as that of any other conductor. : <i>P-N</i> junction diode behave as conductor at room
		temperature.
23.	Assertion	: Zener diode works on a principle of breakdown voltage.
	Reason	: Current increases suddenly after breakdown voltage.
24.	Assertion	: NOT gate is also called inverter circuit.
25.	Reason Assertion	NOT gate inverts the input order.In vacuum tubes (valves), vacuum is necessary for
23.	Assertion	the movement of electrons between electrodes otherwise electrons collide with air particle and loses their energy.
	Reason	: In semiconductors devices, external heating or vacuum is not required.
26.	Assertion	: The following circuit represents 'OR' gate
	Reason	: For the above circuit $Y = \overline{X} = \overline{A + B} = A + B$
27.	Assertion	: A P-N photodiode is made from a semiconductor
		for which $E_{i} = 2.8 \text{ eV}$. This photo diode will not detect the wavelength of 6000 <i>nm</i> .
	Reason	: A PN photodiode detect wavelength λ if $\frac{hc}{\lambda} > E_g$.
28.	Assertion	: 29 is the equivalent decimal number of binary number 11101.
	Reason	: $(11101)_{1} = (1 \times 2^{1} + 1 \times 2^{1} + 1 \times 2^{1} + 0 \times 2^{1} + 1 \times 2^{1})_{1}$

= (16 + 8 + 4 + 0 +	1) =	(29)
---------------------	------	------


- Assertion : When *PN*-junction is forward biased then motion of charge carriers at junction is due to diffusion. In reverse biasing. The cause of motion of charge is drifting.
- Reason : In the following circuit emitter is reverse biased and collector is forward biased.



30. Assertion


29.

: De-morgan's theorem $\overline{A+B} = \overline{A} \cdot \overline{B}$ may be explained by the following circuit







: In the following circuit, for output inputs *ABC* are 101



31. Assertion : In the following circuit the potential drop across the resistance is zero.



Reason : The given resistance has low value.



Semiconductors

1	C	2	b	3	d	4	b	5	b
6	b	7	b	8	C	9	d	10	a
11	b	12	a	13	а	14	d	15	C
16	b	17	b	18	b	19	C	20	С
21	d	22	b	23	ac	24	d	25	b
26	C	27	d	28	C	29	C	30	b
31	d	32	a	33	b	34	а	35	С
36	d	37	C	38	b	39	d	40	a
41	d	42	C	43	b	44	C	45	d
46	b	47	a	48	b	49	а	50	d
51	d	52	b	53	b	54	а	55	С
56	d	57	b	58	d	59	а	60	a
61	b	62	a	63	C	64	а	65	b
66	а	67	C	68	C	69	C	70	c
71	b	72	b	73	а	74	b	75	C
76	b	77	C	78	а	79	d	80	а
81	а	82	a	83	b	84	d	85	c
86	d	87	а	88	С	89	b	90	C
91	а	92	b	93	d	94	d	95	d
96	d	97	d	98	а	99	b	100	а
101	b								

Semiconductor Diode

1	b	2	а	3	b	4	b	5	С
6	b	7	а	8	b	9	а	10	а
11	b	12	b	13	b	14	С	15	d
16	C	17	С	18	bc	19	C	20	d
21	d	22	b	23	d	24	С	25	С
26	b	27	b	28	b	29	C	30	b
31	b	32	с	33	d	34	C	35	d
36	a	37	b	38	b	39	d	40	а
41	b	42	а	43	b	44	а	45	а
46	b	47	b	48	а	49	C	50	d
51	d	52	а	53	с	54	C	55	b
56	d	57	а	58	а	59	C	60	а
61	b	62	с	63	а	64	C	65	а
66	b	67	C	68	C	69	d	70	a
71	C	72	a	73	d	74	d	75	C
76	а	77	C	78	C	79	С		

Junction Transistor

1	а	2	C	3	а	4	d	5	d
6	b	7	d	8	b	9	b	10	b
11	C	12	d	13	d	14	a	15	b
16	b	17	d	18	b	19	ac	20	а

21	C	22	a	23	b	24	b	25	b
26	с	27	a	28	b	29	b	30	d
31	b	32	b	33	а	34	b	35	b
36	а	37	а	38	а	39	b	40	а
41	b	42	d	43	d	44	b		

Digital Electronics

1	b	2	c	3	b	4	а	5	b
6	C	7	d	8	b	9	а	10	а
11	d	12	b	13	C	14	а	15	С
16	а	17	b	18	b	19	а	20	а
21	b	22	С	23	b	24	C	25	b
26	C	27	b	28	а	29	а	30	d
31	d								

Valve Electronics

1	c	2	c	3	a	4	b	5	b
6	b	7	C	8	b	9	а	10	а
11	C	12	b	13	b	14	C	15	d
16	b	17	b	18	C	19	C	20	С
21	b	22	b	23	b	24	C	25	а
26	C	27	d	28	а	29	a	30	ad
31	d	32	C	33	С	34	а	35	а
36	C	37	b	38	d	39	b	40	С
41	C	42	b	43	d	44	b	45	С
46	C	47	b	48	b	49	a	50	С
51	а	52	b	53	b	54	а	55	С
56	a	57	a	58	d				

Critical Thinking Questions

1	C	2	а	3	С	4	С	5	abd
6	а	7	а	8	С	9	b	10	b
11	d	12	C	13	а	14	b	15	а
16	d	17	b	18	а	19	a	20	С
21	b	22	a	23	d	24	d	25	а
26	b	27	b	28	d	29	C	30	a
31	b	32	C	33	d	34	b	35	c
36	b	37	d	38	d	39	d	40	b
41	С	42	а	43	а	44	b	45	a
46	C	47	a	48	а	49	b	50	b
			Grap	hical	Que	stion	s		
1	C	2	b	3	C	4	C	5	а


LF SCORE

ISCORER 1590 Electronics

6	b	7	b	8	с	9	b	10	а
11	b	12	a	13	d	14	a	15	d
16	a	17	C	18	C	19	a	20	C
21	C	22	C	23	a	24	b	25	C
26	C	27	b	28	C	29	а	30	d

Assertion and Reason

1	d	2	а	3	С	4	а	5	d
6	а	7	b	8	а	9	b	10	а
11	C	12	е	13	е	14	d	15	b
16	d	17	d	18	а	19	d	20	а
21	C	22	d	23	а	24	a	25	b
26	a	27	a	28	а	29	b	30	C
31	b								



Solids and Crystals

- (d) lonic bonds cone into being when atoms that have low ionization energies, and hence lose electrons rapidly, interact with other atoms that and to acquire excess electrons. The former atoms give up electrons to the latter and they there upon become positive and negative ions respectively.
- **2.** (d) For tetragonal, cubic and orthorhombic system $\alpha = \beta = \gamma = 90^{\circ}$.
- **3.** (d) Tourmaline crystal is biaxial.
- **4.** (a) The temperature co-efficient of resistance of conductor is positive.

5. (a) Density
$$\rho = \frac{nA}{N(a)^3}$$

where n = 2 for bcc structure , $A = 39 \times 10^{5}$ kg,

N = 6.02 × 10°,
$$a = \frac{2}{\sqrt{3}}d = \frac{2}{\sqrt{3}} \times (4.525 \times 10^{-10})m$$

(d = nearest neighbour distance = distance between centres of two neighbouring atoms = $\frac{a}{\sqrt{2}}$)

On putting the values we get ρ = 907

- **6.** (a) The highest energy level which an electron can occupy in the valence band at 0 *K*, is called Fermi energy level.
- **7.** (a) In a triclinic crystal $a \neq b \neq c$ and $\alpha \neq \beta \neq \gamma \neq 90^{\circ}$
- **8.** (b) Metallic solids are opaque because incident light is absorbed by the free electrons in a metal.
- 9. (a) In ionic bonding electrons are transferred from one type of atoms to the other type creating positive and negative ions. For example in *NaCl*, *Na* loses one electrons and *Cl* gains one so that *Na* and *Cl* ions have a stable shell structure.
- 10. (c) Wood is non-crystalline.

- (d) Cu has fcc structure, for fcc structure co-ordination number =
 12
- 12. (c) Vander Waal force is weak dipole-dipole interaction.
- **13.** (b)

14.

- (a) The sodium chloride crystal structure has a *fcc* lattice with one chloride ion at each lattice point and one sodium ion half a cube length above it.
- **15.** (a) In *NaCl* crystal *Na* ion is surrounded by $6 Cl^{-}$ ion, therefore coordination number of *Na* is 6.
- 16. (a) Sodium has *bcc* structure. The distance between body centre

12 ...

nd a corner
$$=$$
 $\frac{\sqrt{3} a}{2}$
 $=$ $\frac{\sqrt{3} \times 4.225}{2}$ $=$ 3.66 Å

- 17. (d)
- **18.** (b) For the *fcc* structure

4r

 \Rightarrow

aı

$$r = (a^{2} + a^{2})^{1/2} = a\sqrt{2}$$

$$r = \frac{a\sqrt{2}}{4} = \frac{a}{2\sqrt{2}}$$

19. (c) Metals reflects incident light by the vibrations of free electrons under the influence of electric field of incident wave. The conductivity of metals decreases with increase of temperature due to increase in random motion of free electrons. The bonding is therefore metallic.

20

21.

22.

23.

(b) The nearest distance between two atoms in a *bcc* lattice = 2 (atomic radius) = $2 \times \left(\frac{\sqrt{3} a}{4}\right) = \frac{\sqrt{3}a}{2}$

(a) The net force on electron placed at the centre of
$$bcc$$
 structure

$$d = 2r = 2\left(\frac{\sqrt{3} a}{4}\right)$$
$$\Rightarrow \text{Lattice constant } a = \frac{2d}{\sqrt{3}} = \frac{2 \times 3.7}{\sqrt{3}} = 4.3 \text{ Å}$$

24. (a)

25. (d)
$$\sqrt{2} a = 4r \Rightarrow a = \frac{4r}{\sqrt{2}} = \sqrt{2}(2r) = \sqrt{2} \times 2.54 = 3.59 \text{ Å}$$

3.


- 27. (d) Covalent bonding exists in semi-conductor.
- **28.** (d) In *HO* covalent bonding is present.

Semiconductors

- 1. (c) In *P*-type semiconductors, holes are the majority charge carriers
- **2.** (b) *Ga* has a valancy of 3.




4. (b) Since n > n; the semiconductor is *N*-type.





- (a) At room temperature the number of electrons and holes are equal in the intrinsic semiconductor.
- 3. (b) Indium is trivalent, hence on doping with it, the intrinsic semiconductor becomes P-type semiconductor.



- 5. (c) In semiconductors, Forbidden energy gap is of the order of 1 eV.
- 6. (d) At 0K temperature semiconductor behaves as an insulator, because at very low temperature electrons cannot jump from the valence band to conduction band.
- 7. (c) Antimony is pentavalent.
- **8.** (b) At 0*K* semiconductor behaves as insulator so it's resistance is infinite.
- **9.** (d) The conduction and valence bands in the conductors merge into each other.
- **D.** (a) For *N*-type semiconductor, the impurity should be pentavalent.
- (d) When a free electron is produced, simultaneously a hole is also produced.
- (c) For P type semiconductor the doping impurity should be trivalent.
- 3. (b) The temperature co-efficient of resistance of a semiconductor is always negative.
- (c) The resistance of semiconductor decreases with the increase in temperature.
- **5.** (d) At absolute zero temperature, semiconductor.
- **6.** (b) Formation of energy bands in solids are due to Pauli's exclusion principle.
 - (a) In *P*-type semiconductors, holes are majority charge carriers.
- (a) Conductivity of semiconductors increases with rise in temperature.
- **0.** (d) All are trivalent in nature.
- (d) In N-type semiconductors, electrons are majority charge corners.
- 2. (b) When a strong current passes through the semiconductor it heats up the crystal and covalent bond are broken. Hence because of excess number of free electrons it behaves like a conductor.
- **4.** (a) Phosphorus is a pentavalent impurity so n > n.
- (c) Phosphorus is pentavalent while Indium is trivalent.
- (d) Phosphorus and Arsenic both are pentavalent.

(a) For Ge, $E_g = 0.7 \ eV = 0.7 \times 1.6 \times 10^{-19} \ J = 1.12 \times 10^{-19} \ J$

 (a) At room temperature some covalent bond breaks and semiconductor behaves slightly as a conductor.

	ERSAL	1592 Electronics		
63.	(c)	Because boron is a trivalent impurity.	101.	(b)
64.	(a)	In P-type semi conductor, holes are majority charge carriers.		
65.	(b)	In intrinsic semiconductors, at room temperature $n = n$.		
66.	(a)	In conductors valence band and conduction band overlaps.		
67.	(c)	Because As is pentavalent impurity.		
68.	(c)	At 0 K semiconductor behaves as an insulator.		
69.	(c)			
70.	(c)			
71.	(b)	Antimony and phosphorous both are pentavalent.		
72.	(b)	Gallium is trivalent impurity.		
73.	(a)			
74.	(b)	One atom of pentavalent impurity, donates one electron.		
75.	(c)			
76.	(b)			
77.	(c)	Phosphorus is pentavalent impurity.		
78.	(a)	$n_i^2 = n_h n_e \Rightarrow (10^{19})^2 = 10^{21} \times n_e \Rightarrow n_e = 10^{17} / m^3.$		
79.	(d)	Temperature co-efficient of semiconductor is negative.		
80.	(a)	Copper, Aluminum, Iron are conductors, while <i>Ge</i> is semiconductor.		
81.	(a)	At room temperature, few bonds breaks and electron hole pair generates inside the semiconductor.		
82.	(a)			
83.	(b)	With rise in temperature, conductivity of semiconductor increases while resistance decreases.		
84.	(d)	Gallium, boron and aluminum are trivalent.		
85.	(c)	Because with rise in temperature, resistance of semiconductor decreases, hence overall resistance of the circuit increases, which in turn increases the current in the circuit.		
86.	(d)	Extrinsic semiconductor (<i>N</i> -type or <i>P</i> -type) are neutral.		
87.	(a)	Because $v_d = \frac{i}{(n_e)eA}$		
88.	(c)			
89.	(b)	Resistivity is the intrinsic property, it doesn't depend upon length and shape of the semiconductors.		
90.	(c)			
91.	(a)	$\lambda_{\max} = \frac{hc}{E} = \frac{6.6 \times 10^{-34} \times 3 \times 10^8}{1.14 \times 1.6 \times 10^{-19}} = 10888 \text{\AA}$		
92.	(b)	In <i>N</i> -type semiconductor impurity energy level lies just below the conduction band.		
93.	(d)			
94.	(d)			
95.	(d)	$\sigma = en_e \mu_e$		
		$\Rightarrow n_e = \frac{\sigma}{e\mu_e} = \frac{6.24}{1.6 \times 10^{-19 \times 3900}} = 10^{16} / cm^3$		
96.	(d)	In semiconductors, the forbidden energy gap between the valence band and conduction band is very small, almost equal to kT . Moreover, valence band is completely filled where as conduction band is empty.		
9 7.	(d)	y impurity energy level lies below the conduction bond so it is doped with fifth group impurity.		
		In sample <i>z</i> , impurity energy level lies above the valence band so it is doped with third group impurity.		
98.	(a)	Forbidden energy gap for carbon is greater than that of silicon.		
99. 100.	(b) (a)	Because electrons needed less energy to move.		

Semiconductor Diode

1. (b)


- 2. (a) In forward biased PN-junction, external voltage decreases the potential barrier, so current is maximum. While in reversed biased PN-junction, external voltage increases the potential barrier, so the current is very small.
- з. (b)
- Filter circuits are used to get smooth $dc \pi$ -filter is the best (b) 4. filter
- (c) In reverse bias no current flows. 5
- 6. (b) In reverse biasing, width of depletion layer increases.
- 7. Depletion layer consist of mainly stationary ions. (a)

8. (b) Current flow is possible and
$$i = \frac{V}{R} = \frac{(4-1)}{300} = 10^{-2} A$$

(a) The potential of *P*-side is more negative that of *N*-side, hence 9. diode is in reverse biasing. In reverse biasing it acts as open circuit, hence no current flows.

10. (a)

(b) It is used to convert *ac* into *dc* (rectifier) 11.




- 12. (b)
- 13. (b) Because in case (1) N is connected with N. This is not a series combination of transistor.
- (c) 14.
- (d) 15.
- After a large reverse voltage is PN-junction diode, a huge 16. (c) current flows in the reverse direction suddenly. This is called Breakdown of PN-junction diode.
- (c) In forward biasing both positive and negative charge carriers 17. move towards the junction.
- 18. (b.c)
- (c) When polarity of the battery is reversed, the P-N junction 19. becomes reverse biased so no current flows.
- Resistance in forward biasing $R_{fr} \approx 10 \Omega$ and resistance in 20. (d)


reverse biasing
$$R_{R_W} \approx 10^5 \Omega \implies \frac{R_{fr}}{R_{R_W}} = \frac{1}{10^4}$$

- 21. (d)
- (b) In forward biasing width of depletion layer decreases. 22
- (d) 23.
- At junction a potential barrier/depletion layer is formed, with 24. (c) N-side at higher potential and P-side at lower potential.

Therefore there is an electric field at the junction directed from the N-side to P-side



- 25. In N-type semiconductor majority charge carriers are electrons. (c)
- 26. (b) In forward biasing the diffusion current increases and drift current remains constant so not current is due to the diffusion. In reverse biasing diffusion becomes more difficult so net current (very small) is due to the drift.
- At a particular reverse voltage in PN-junction, a huge current 27. (b) flows in reverse direction known as avalanche current.
- (b) 28. Due to the large concentration of electrons in N-side and holes in P-side, they diffuses from their own side to other side. Hence depletion region produces.
- Only in option (c), P-side is more negative as compared to N-29. (c) side
- (b) Depletion layer is more in less doped side. 30.
- In forward biasing P-side is connected with positive terminal 31. (b) and N-side with negative terminal of the battery
- In forward biasing of PN-junction diode, current mainly flows 32. (c) due to the diffusion of majority charge carriers.
- 33. (d)
- In forward biasing of PN junction diode width of depletion (c) 34. layer decreases. In intrinsic semiconductor fermi energy level is exactly in the middle of the forbidden gap



- (d) 35.
- At high reverse voltage, the minority charge carriers, acquires 36. (a) very high velocities. These by collision break down the covalent bonds, generating more carriers. This mechanism is called Avalanche breakdown.

Because *P*-side is more negative as compared to *N*-side. 37. (b)

- 38. (b) When reverse bias is increased, the electric field at the junction also increases. At some stage the electric field breaks the covalent bond, thus the large number of charge carriers are generated. This is called Zener breakdown.
- In forward biasing both V and x decreases. 39. (d)
- 40. (a)

41.

42

(b) In figure 2,4 and 5. P-crystals are more positive as compared to N-crystals.


$$(a) \quad ac \quad \longrightarrow \quad \text{Rectifier} \quad \longrightarrow \quad dc$$

- In this condition P N junction is reverse biased. 43. (b)
- (a) 44

45. (a)
$$E = \frac{V}{d} = \frac{0.5}{5 \times 10^{-7}} = 10^6 \ V / m$$

LLF SCORER 1594 Electronics

- **46.** (b) Across the P N junction, a barrier potential is developed whose direction is from N region to P region.
- **47.** (b)
- **48.** (a) In forward biasing, resistance of PN junction diode is zero, so whole voltage appears across the resistance.
- **49.** (c)
- **50.** (d) The electric field strength versus distance curve across the *P-N* junction is as follows



- 52. (a) It doesn't Obey's ohms law.
- 53. (c) Because *N*-side is more positive as compared to *P*-side.
- 54. (c) When a light (wavelength sufficient to break the covalent bond) falls on the junction, new hole electron pairs are created. No. of produced electron hole pair deponed upon no. of photons. So photo emf or current proportional to intensity of light.

(d)

51.

56. (d) For full wave rectifier
$$\eta = \frac{81.2}{1 + \frac{r_f}{R_L}}$$

 $\Rightarrow n_{max} = 81.2\%$ ($r << R$)

$$\Rightarrow n_{\text{max}} = 01.270$$
 (7)

- **57.** (a)
- **58.** (a)
- **59.** (c) In reverse biasing negative terminal of the battery is connected to *N*-side.
- **60.** (a) In the given condition diode is in reverse biasing so it acts as open circuit. Hence potential difference between A and B is 6V
- 61. (b) Zener breakdown can occur in heavily doped diodes. In lightly doped diodes the necessary voltage is higher, and avalanche multiplication is then the chief process involved.
- **62.** (c)
- **63.** (a)
- 64. (c) Diode acts as open switch only when it is reverse biased
- **65.** (a) Because *P*-side is more negative than *N*-side.
- **66.** (b) In unbiased condition of *PN*-junction, depletion region is generated which stops the movement of charge carriers.
- **67.** (c) For a wide range of values of load resistance, the current in the zener diode may change but the voltage across it remains unaffected. Thus the output voltage across the zener diode is a regulated voltage.

68. (c)

69. (d) Arsenic has five valence electrons, so it a donor impurity. Hence X becomes N-type semiconductor. Indium has only three outer electrons, so it is an acceptor impurity. Hence Y becomes P-type semiconductor. Also N (*i.e.* X) is connected to positive terminal of battery and P(i.e. Y) is connected to negative terminal of battery so PN-junction is reverse biased.

70. (a)


71. (c) In photodiode, it is illuminated by light radiations, which in turn produces electric current.


74.

(d) By using
$$E = \frac{V}{d} = \frac{0.6}{10^{-6}} = 6 \times 10^5 \ V / m$$

- 75. (c) The given circuit is full wave rectifier.
- **76.** (a) The diode is in reverse biasing so current through it is zero.
- **77.** (c) In full wave rectifier, the fundamental frequency in ripple is twice that of input frequency.


78. 79.





Junction Transistor


 (a) When NPN transistor is used as an amplifier, majority charge carrier electrons of N-type emitter move from emitter to base and than base to collector.



3.

2.

 (a) In oscillator, a portion of the output power is returned back (feed back) to the input in phase with the starting power. This process is termed as positive feedback.



(d) The emitter base junction is forward biased while collector base junction is reversed biased.


(d) Given
$$i_c = \frac{80}{100} \times i_e \Rightarrow 24 = \frac{80}{100} \times i_e \Rightarrow i_e = 30 \, mA$$

By using
$$i_e = i_b + i_c \implies i = 30 - 24 = 6 mA$$
.

6. (b)

4.

5.



- 7. (d) α is the ratio of collector current and emitter current while β is the ratio of collector current and base current.
- **8.** (b)

9. (b)
$$\beta = \frac{\alpha}{1-\alpha} = \frac{0.98}{1-0.98} = 49.$$

10. (b)
$$\beta = \frac{\alpha}{1-\alpha} = \frac{0.96}{1-0.96} = 24$$

11. (c)
$$\alpha = \frac{i_c}{i_e} = 0.96 \text{ and } i = 7.2 \text{ } mA$$

 $\Rightarrow i_c = 0.96 \times i_e = 0.96 \times 7.2 = 6.91 \text{ } mA$
 $\therefore i_e = i_e + i_b \Rightarrow 7.2 = 6.91 + i \Rightarrow i = 0.29 \text{ } mA.$

12. (d)

13. (d)
$$i_C = \frac{90}{100} \times i_E \Longrightarrow 10 = 0.9 \times i_E = 11 \text{ mA}$$

Also $i_E = i_B + i_C \Longrightarrow i_B = 11 - 10 = 1 \text{ mA}.$

14. (a) Current gain
$$\beta = \frac{\Delta i_c}{\Delta i_b} \Rightarrow \Delta i_c = \beta \times \Delta i_b = 80 \times 250 \ \mu A.$$


- **15.** (b) In transistor, base is least doped.
- 16. (b)
- 17. (d) $\beta = 50, R = 1000 \Omega, V = 0.01 V$

$$\beta = \frac{i_c}{i_b}$$
 and $i_b = \frac{V_i}{R_i} = \frac{0.01}{10^3} = 10^{-5} A$

Hence $i_c = 50 \times 10^{-5} A = 500 \ \mu A$.

18. (b)
$$\alpha = \frac{\beta}{1+\beta} = \frac{99}{1+99} = 0.99$$
.

19. (a,c) The circuit of a *CE* amplifier is as shown below.



This has been shown a $NP\overline{N}$ transistor. Therefore base emitter are forward, biased and input signal is connected between base and emitter.

20. (a) The base is always thin


21. (c) Voltage gain = $\beta \times$ Resistance gain

$$\beta = \frac{\alpha}{1 - \alpha} = \frac{0.99}{(1 - 0.99)} = 99$$

Resistance gain
$$=\frac{10 \times 10^3}{10^3} = 10$$

 \Rightarrow Voltage gain = 99 \times 10 = 990.

(a) The arrow head in the transistor symbol always shows the direction of hole flow in the emitter region.



23. (b)

24. (b) Because emitter (*N*) is common to both, base (*P*) and collector (*N*).

26. (c)
$$\alpha = 0.8 \implies \beta = \frac{0.8}{(1-0.8)} = 4$$

Also
$$\beta = \frac{\Delta i_c}{\Delta i_b} \Longrightarrow \Delta i_c = \beta \times \Delta i_b = 4 \times 6 = 24 \, mA.$$

27. (a)
$$\Delta i_c = \alpha \Delta i_e = 0.98 \times 2 = 1.96 \, mA$$

 $\therefore \Delta i_h = \Delta i_e - \Delta i_c = 2 - 1.96 = 0.04 \, mA$.

28. (b)
$$i_e = i_b + i_c \Longrightarrow i_c = i_e - i_b$$

29. (b)
$$V_b = i_b R_b \Longrightarrow R_b = \frac{9}{35 \times 10^{-6}} = 257 \ k\Omega$$

30. (d)
$$\Delta i_e = \Delta i_c + \Delta i_b$$

 $\Rightarrow 8 = 7.8 + \Delta i_b \Rightarrow \Delta i_b = 0.2 \, mA = 200 \, \mu A.$

31. (b)
$$\beta = \frac{l_c}{i_b}$$

32. (b) FET is unipolar.

33. (a)

34. (b)
$$i_e = i_b + i_c \Rightarrow \frac{i_e}{i_c} = \frac{i_b}{i_c} + 1 \Rightarrow \frac{1}{\alpha} = \frac{1}{\beta} + 1 \Rightarrow \alpha = \frac{\beta}{(1+\beta)}$$

35. (b) In *NPN* transistor when emitter-base is forward biased, electrons move from emitter to base.

36. (a) Here
$$\Delta V_c = 0.5 V$$
, $\Delta i_c = 0.05 mA = 0.05 \times 10^{5} A$

Output resistance is given by

$$R_{out} = \frac{\Delta V_c}{\Delta i_c} = \frac{0.5}{0.05 \times 10^{-3}} = 10^4 \,\Omega = 10 \,k\Omega.$$

37. (a) Oscillator can produce radio waves of constant amplitude.

38. (a)
$$h_{fe} = \left(\frac{\Delta i_c}{\Delta i_b}\right)_{V_{ce}} = \frac{8.2}{8.3 - 8.2} = 82$$

39. (b) Current gain
$$\beta = \frac{\Delta i_c}{\Delta i_b} \Rightarrow \Delta i_b = \frac{1 \times 10^{-3}}{100} = 10^{-5} A = 0.01 mA.$$

By using $\Delta i_e = \Delta i_b + \Delta i_c \implies \Delta i_e = 1.01 + 1 = 1.01 mA$.

- **40.** (a) In *CB* amplifier Input and output voltage signal are in same phase.
- **41.** (b)
- **42.** (d)
- **43.** (d) For CE configuration voltage gain $= \beta \times R_L / R_i$

Power gain =
$$\beta^2 \times R_L / R_i \Rightarrow \frac{\text{Power gain}}{\text{Voltage gain}} = \beta$$

44. (b) As we know
$$i_E = i_C + i_B$$


$$\Rightarrow \frac{i_e}{i_c} = 1 + \frac{i_b}{i_c} \Rightarrow \frac{1}{\alpha} = 1 + \frac{1}{\beta} \Rightarrow \beta = \frac{\alpha}{1 - \alpha}$$

Digital Electronics


- **1.** (b)
- **2.** (c)
- **3.** (b) For 'OR' gate X = A + B

i.e. 0 + 0 = 0, 0 + 1 = 1, 1 + 0 = 1, 1 + 1 = 1

4. (a)



 $C = \overline{A}.\overline{B} = \overline{A} + \overline{B} = A + B$ (De morgan's theorem) Hence output *C* is equivalent to OR gate.



- $C = \overline{AB}.\overline{AB} = \overline{AB} + \overline{AB} = AB + AB = AB$ In this case output *C* is equivalent to AND gate.
- 5. (b) In 'NOR' gate $Y = \overline{A + B}$ *i.e.* $\overline{0 + 0} = \overline{0} = 1$, $\overline{1 + 0} = \overline{1} = 0$
 - $\overline{0+1} = \overline{1} = 0$, $\overline{1+1} = \overline{1} = 0$
- **6.** (c) For 'XNOR' gate $Y = \overline{A} \ \overline{B} + AB$

i.e. $\overline{0}.\overline{0} + 0.0 = 1.1 + 0.0 = 1 + 0 = 1$ $\overline{0}.\overline{1} + 0.1 = 1.0 + 0.1 = 0 + 0 = 0$ $\overline{1}.\overline{0} + 1.0 = 0.1 + 1.0 = 0 + 0 = 0$ $\overline{1}.\overline{1} + 1.1 = 0.0 + 1.1 = 0 + 1 = 1$

7. (d) The output D for the given combination


$$D = \overline{(A+B).C} = \overline{(A+B)} + \overline{C}$$

If A = B = C = 0 then $D = \overline{(0+0)} + \overline{0} = \overline{0} + \overline{0} = 1 + 1 = 1$ If A = B = 1, C = 0 then $D = \overline{(1+1)} + \overline{0} = \overline{1} + \overline{0} = 0 + 1 = 1$

- 9. (a) The Boolean expression for 'NOR' gate is $Y = \overline{A + B}$ *i.e.* if A = B = 0 (Low), $Y = \overline{0 + 0} = \overline{0} = 1$ (High)
- 10. (a)

12.

- **11.** (d) The Boolean expression for 'AND' gate is R = P.Q \Rightarrow 1.1 = 1, 1.0 = 0, 0.1 = 0, 0.0 = 0
 - (b) Two 'NAND' gates are required as follows



$$Y = \overline{AB}.\overline{AB} = AB$$

13. (c) For 'NAND' gate (option c), output = $\overline{0.1} = \overline{0} = 1$

14. (a) AND + NOT \rightarrow NAND

- **15.** (c) For 'NOT' gate $X = \overline{A}$
- **16.** (a) The given Boolean expression can be written as

 $Y = (\overline{A + B}).(\overline{A \cdot B}) = (\overline{A} \cdot \overline{B}).(\overline{A} + \overline{B}) = (\overline{A} \cdot \overline{A}).\overline{B} + \overline{A}(\overline{B}.\overline{B})$

 $=\overline{A}.\overline{B}+\overline{A}\overline{B}=\overline{A}\overline{B}$

А	В	Y
0	0	1
1	0	0
0	1	0
1	1	0

- 17. (b) For 'AND' gate, if output is 1 then both inputs must be 1.
- 18. 19.

(b)

(a)

- **20.** (a) The given symbol is of 'AND' gate.
- **21.** (b) It is the symbol of 'NOR' gate.

$$\label{eq:constraint} \textbf{22.} \qquad (c) \quad \text{The Boolean expression for the given combination is}$$

output
$$Y = (A + B).C$$

А	В	С	<i>Y</i> =(<i>A</i> + <i>B</i>). <i>C</i>
0	0	0	0
1	0	0	0
0	1	0	0
0	0	1	0
1	1	0	0
0	1	1	1
1	0	1	1
1	1	1	1

Hence
$$A=1$$
 , $B=0$, $C=1$

23. (b)

$$Y = \overline{\overline{A}.\overline{B}} = \overline{\overline{A}} + \overline{\overline{B}} = A + B$$

This output equation is equivalent to OR gate.

24. (c) If inputs are *A* and *B* then output for NAND gate is $Y = \overline{AB}$

$$\Rightarrow$$
 If $A = B = 1$, $Y = \overline{1.1} = \overline{1} = 0$

25. 26.

 $Y = \overline{A} + \overline{B}$ According to De morgan's theorem

$$Y = \overline{A} + \overline{B} = \overline{A}.\overline{B} = A.B$$

(b)

(c)

This is the output equation of 'AND' gate.

- (b) The output of OR gate is Y = A + B.
- **28.** (a) The given symbol is of NAND gate.
- **29.** (a) $(100010)_2 = 2^5 \times 1 + 2^4 \times 0 + 2^3 \times 0 + 2^2 \times 0 + 2^3 \times 0 + 2$

 $2^{1} \times 1 + 2^{0} \times 0 = 32 + 0 + 0 + 0 + 2 + 0 = (34)_{10}$

and
$$(11011)_2 = 2^4 \times 1 + 2^3 \times 1 + 2^2 \times 0 + 2^1 \times 1 + 2^0 \times 1$$

 $=16+8+0+2+1=(27)_{10}$

: Sum $(100010)_2 + (11011)_2 = (34)_{10} + (27)_{10} = (61)_{10}$

Now

27.

2	61	Remainder
2	30	1 LSD
2	15	0
2	7	1
2	3	1
2	1	1
	0	1 MSD

... Required sum (in binary system) (100010)₂ + (11011)₂ = (111101)₂

30. (d) For 'NAND' gate $C = \overline{A.B}$ *i.e.* $\overline{0.0} = \overline{0} = 1$, $\overline{0.1} = \overline{0} = 1$ $\overline{1.0} = \overline{0} = 1$, $\overline{1.1} = \overline{1} = 0$

31. (d) 'NOR' gates are considered as universal gates, because all the gates like AND, OR, NOT can be obtained by using only NOR gates.

Valve Electronics (Diode and Triode)

- (c) According to Richardson-Dushman equation, number of thermions emitted per sec per unit area $J = AT^2 e^{-W_0/kT} \Rightarrow J \propto T^2$
- **2.** (c) Intensity \propto Number of electrons
- (a) In SCR (Space charge region) electrons collect around the plate, this cloud decreases the emission of electrons from the cathode, hence plate current decreases.

6.

1.

5. (b) By using
$$g_m = \frac{\Delta i_p}{\Delta v_g} \Rightarrow 3 \times 10^{-4} = \frac{\Delta i_p}{-1 - (-3)}$$

$$\Rightarrow \Delta i_p = 6 \times 10^{-4} A = 0.6 \, mA$$

(b) Voltage gain
$$A_v = \frac{\mu}{1 + \frac{r_p}{R_L}}$$
 and $\mu = r_p \times g_m$

$$\Rightarrow r_p = \frac{42}{2 \times 10^{-3}} = 21000 \,\Omega \Rightarrow A_v = \frac{42}{1 + \frac{21000}{50 \times 10^3}} = 29.57$$

7. (c) Voltage gain
$$A_v = \frac{\mu}{1 + \frac{r_p}{R_L}}$$
, for $r_p = R_L \implies A_v = \frac{\mu}{2}$

8. (b) When grid is given positive potential more electrons will cross the grid to reach the positive plate *P*. Hence current increases.

9. (a) By using
$$\mu = -\frac{\Delta V_p}{\Delta V_g} = r_p \times g_m$$

$$\Rightarrow 7 \times 10^3 \times 2.5 \times 10^{-3} = -\frac{50}{\Delta V_g} \Rightarrow \Delta V_g = -2.86 V.$$

10. (a) Using voltage gain
$$A_v = \frac{\mu}{1 + \frac{r_p}{R_L}}$$
 also $\mu = r_p \times g_p$

_

$$\Rightarrow r_p = \frac{\mu}{g_m} = \frac{20}{3 \times 10^{-3}}$$

$$\therefore A_v = \frac{20}{1 + \frac{20}{3 \times 10^{-3} \times 3 \times 10^4}} = \frac{180}{11} = 16.36.$$

11. (c) Voltage gain
$$= \frac{V_{\text{out}}}{V_{\text{in}}} = \frac{\mu}{1 + \frac{r_p}{R_L}} \Rightarrow \frac{V_{\text{out}}}{0.5} = \frac{25}{1 + \frac{40 \times 10^3}{10 \times 10^3}}$$

 $\Rightarrow V_{\text{out}} = 2.5V.$

12. (b)
$$\mu = -\frac{\Delta V_p}{\Delta V_G} \Longrightarrow \Delta V_p = -\mu \Delta V_G = -20 \times (-0.2) = 4V.$$

13. (b) Voltage gain
$$A_V = \frac{\mu}{1 + \frac{r_p}{R_L}}$$
 and $\mu = r_p \times g_m$
 $\Rightarrow \mu = 10 \times 10^3 \times 3 \times 10^{-3} = 30$
 $\therefore A_v = \frac{\mu}{1 + \frac{r_p}{2r_p}} = \frac{2}{3} \mu = \frac{2}{3} \times 30 = 20.$

14. (c)

15.

- (d) After saturation plate current can be increased by increasing the temperature of filament. It can be done by increasing the filament current.
- **16.** (b) The maximum voltage gain $(A)_{-} = \mu$ (Which is obtained when $R = \infty$).

17. (b) Voltage gain
$$A_v = \frac{\mu}{1 + \frac{r_p}{R_L}}$$

$$\because R_L = 1.5 r_p \implies A_v = \frac{\mu}{1 + \frac{r_p}{1.5 r_p}} = \frac{3}{5} \mu = \frac{3}{5} \times 20 = 12 .$$

18. 19. (c)

(c)

20. (c)
$$\mu = \frac{\Delta V_p}{\Delta V_g} \Rightarrow \Delta V_p = \mu \Delta V_g$$
 =15 × 0.3 = 4.5 *volt*.

21. (b) Plate resistance
$$=\frac{1}{\text{slope}} = \frac{1}{10^{-3} \times 10^{-3}} = 10^{6} \Omega$$

= 1000 $k\Omega$ (static).

:..

22. (b) Using
$$A_v = \frac{\mu}{1 + \frac{r_p}{R_L}}$$
 and $\mu = r_p \times g_m$

$$\Rightarrow r_p = \frac{\mu}{g_m} = \frac{50}{2 \times 10^{-3}} = 25 \times 10^3 \Omega$$

$$A_{\nu} = \frac{50}{1 + \frac{25 \times 10^3}{25 \times 10^3}} = 25.$$

23. (b)
$$P = Vi \Rightarrow V = \frac{P}{i} = \frac{448 \times 10^{-3}}{14 \times 10^{15} \times 1.6 \times 10^{-19}} = 200V$$

 $(V_{p_1} - V_{p_2} - (200 - 220)) = 25$

24. (c)
$$\mu = \frac{1}{(V_{G_1} - V_{G_2})} = \frac{1}{(0.5 - 1.3)} = 25.$$

25. (a)
$$\mu = r_p \times g_m \Longrightarrow g_m = \frac{\mu}{r_p} = \frac{22}{6600} = \frac{1}{300}$$
.

26. (c)
$$r_p = \frac{V_{p_1} - V_{p_2}}{I_{p_1} - I_{p_2}} = \frac{75 - 100}{(2 - 4) \times 10^{-3}} = 12.5 \times 10\Omega = 12.5 k\Omega.$$

27. (d)

(a) (a) Voltage amplification $A_{\nu} = \frac{\mu}{1 + \frac{r_p}{R_L}}$ 29.

$$\Rightarrow 25 = \frac{\mu}{1 + \frac{r_p}{50 \times 10^3}} \qquad \dots \dots (i)$$

and $30 = \frac{\mu}{1 + \frac{r_p}{100 \times 10^3}} \qquad \dots \dots (ii)$

an solving equation (i) and (ii), $r_p = 25k\Omega$.

(a, d) 30.

(d) 31.

(c) Before saturation region, linear region comes. In linear region 32. $i_p \propto V_p$

$$\Rightarrow \frac{i_1}{i_2} = \frac{V_{p_1}}{V_{p_2}} = \frac{400}{200} = \frac{2}{1}.$$

(c) i = 1.125 - 1.112 = 0.013A = 13 mA.33.

- (a) 34.
- 35. (a)
- 36. $(c) \quad \mbox{Comparing the given equation with standard equation}$

$$i = AT^2 e^{qV/kT} \Rightarrow V_L = \frac{kT}{V}.$$

(b) 37.

38. (d)
$$r_p = \frac{\Delta V_p}{\Delta i_p} = \frac{150 - 100}{(12 - 7.5) \times 10^{-3}} = \frac{50}{4.5} \times 10^3 = 11.1 k\Omega$$
.
39. (b)

40. (c) Voltage amplification
$$A_v = \frac{\mu}{1 + \frac{r_p}{R_L}} = \frac{\mu R_L}{R_L + r_p}$$

$$\Rightarrow \frac{A_1}{A_2} = \frac{2+4}{4+4} = \frac{3}{4}.$$
41. (c) A diode is used as a rectifier to convert *ac* in to *dc*.
42. (b) Fluctuating *dc* Filter circuit smooth
43. (d)
44. (b)
45. (c) $\mu = r_p \times g_m \Rightarrow r_p = \frac{20}{10^{-3}} = 2 \times 10\Omega.$
46. (c)
47. (b) $\mu = -\frac{\Delta V_p}{\Delta V_g}$
 $\Rightarrow \Delta V_p = -\mu \times \Delta V_g = -50(-0.20) = 10V.$
48. (b) $r_p = \frac{1}{1 \text{ slope}} = \frac{1}{2 \times 10^{-2} \times 10^{-3}} = 50k\Omega.$
49. (a) Voltage amplification $A_v = \frac{\mu}{1+\frac{r_p}{R_L}} = \frac{r_p \times g_m \times R_L}{R_L + r_p}$
 $\Rightarrow 10 = \frac{20 \times 10^3 \times 2.5 \times 10^{-3} \times R_L}{(R_L + 20 \times 10^3)} \Rightarrow R_L = 5k\Omega.$
50. (c) Voltage gain $A_v = \frac{\mu}{1+\frac{r_p}{R_L}} = \frac{18}{1+\frac{8 \times 10^3}{10^4}} = 10.$
51. (a) Ripple factor $r = \sqrt{\left(\frac{I_{ms}}{I_{dc}}\right)^2 - 1} = \sqrt{\frac{(I_0/2)^2}{(I_0/\pi)^2} - 1} = 1.21.$
52. (b)
53. (b)
54. (a) $\mu = r_p \times g_m = 2.5 \times 10^4 \times 2 \times 10^{-3} = 50.$
55. (c) $\mu = \left(\frac{\Delta V_p}{\Delta V_g}\right)_{i_p = \text{constant}} = \frac{(225 - 200)}{(5.75 - 5)} = 33.3$
56. (a) $g_m = \left(\frac{\Delta I_p}{\Delta V_g}\right)_{V_p = \text{constant}} = \frac{(7.5 - 5.5)}{-1.2 - (-2.2)} = 2m \text{ mho}$

2+4 3

dc.

58. (d) Using
$$\mu = r_p \times g_m \Rightarrow g_m = \frac{20}{10 \times 10^3} = 2 \times 10^{-3}$$
.

Critical Thinking Questions

(c) Number density of atoms in silicon specimen = 5×10^{-10} atom/m 1. = 5 × 10° *atom/cm*

> Since one atom of indium is doped in 5 \times 10' Si atom. So number of indium atoms doped per *cm* of silicon.

$$n = \frac{5 \times 10^{22}}{5 \times 10^7} = 1 \times 10^{15} atom/cm^3.$$

2. (a) The probability of electrons to be found in the conduction band of an intrinsic semiconductor

$$P(E) = \frac{1}{1 + e^{\frac{(E-E_F)}{kT}}}; \text{ where } k = \text{Boltzmann's constant}$$

Hence, at a finite temperature, the probability decreases exponentially with increasing band gap.

3. (c) When donor impurity (+5 valence) added to a pure silicon (+4 valence), the +5 valence donor atom sits in the place of + 4 valence silicon atom. So it has a net additional + 1 electronic charge. The four valence electron form covalent bond and get fixed in the lattice. The fifth electron (with net – 1 electronic charge) can be approximated to revolve around + 1 additional charge. The situation is like the hydrogen atom for which energy is given by $E = -\frac{13.6}{n^2} eV$. For the case of hydrogen,

the permittivity was taken as \mathcal{E} . However, if the medium has a

permittivity
$$\varepsilon$$
, relative to ε , then $E = -\frac{13.6}{\varepsilon_r^2 n^2} eV$

For Si, $\mathcal{E} = 12$ and for n = 1, $E \simeq 0.1 \, eV$

4. (c) The forward current

$$i = i_s \left(e^{eV/kT} - 1 \right) = 10^{-5} \left[e^{\frac{1.6 \times 10^{-19} \times 0.2}{1.4 \times 10^{-23} \times 300}} - 1 \right]$$

 $=10^{-5} [2038.6 - 1] = 20.376 \times 10^{-3} A$

- 5. (a,b,d) At 0 K, a semiconductor becomes a perfect insulator. Therefore at 0 K, if some potential difference is applied across an insulator or a semiconductor, current is zero. But a conductor will become a superconductor at 0 K. Therefore, current will be infinite. In reverse biasing at 300 K through a *P-N* junction diode, a small finite current flows due to minority charge carriers.
- 6. (a) Since diode in upper branch is forward biased and in lower branch is reversed biased. So current through circuit $i = \frac{V}{R + r_d}$; here r_d = diode resistance in forward biasing = 0 $\Rightarrow i = \frac{V}{R} = \frac{2}{10} = 0.2A$.
- 7. (a) The voltage drop across resistance = 8 0.5 = 7.5 V

$$\therefore \text{ Current } i = \frac{7.5}{2.2 \times 10^3} = 3.4 \text{ mA}$$

8. (c)
$$E = \frac{hc}{\lambda} \Rightarrow \lambda = \frac{hc}{E} = \frac{6.6 \times 10^{-34} \times 3 \times 10^8}{57 \times 10^{-3} \times 1.6 \times 10^{-19}} = 217100$$
Å.

9. (b) The diode in lower branch is forward biased and diode in upper branch is reverse biased

:
$$i = \frac{5}{20+30} = \frac{5}{50} A$$
.

10. (b) The current through circuit
$$i = \frac{P}{V} = \frac{100 \times 10^{-3}}{0.5} = 0.2A$$

$$\therefore$$
 voltage drop across resistance = 1.5 - 0.5 = 1 V

$$\Rightarrow R = \frac{1}{0.2} = 5 \,\Omega.$$

11. (d) In common emitter configuration current gain

$$A_i = \frac{-h_{fe}}{1 + h_{oe}R_L} = \frac{-50}{1 + 25 \times 10^{-6} \times 10^3} = -48.78.$$

12. (c) Voltage gain
$$= \frac{\text{Outputvoltage}}{\text{Inputvoltage}}$$

$$\Rightarrow V = V \times \text{Voltage gain}$$

$$\Rightarrow$$
 V = V × Current gain × Resistance gain

$$= V \times \beta \times \frac{R_L}{R_{BE}} = 10^{-3} \times 100 \times \frac{10}{1} = 1V.$$

13. (a)
$$n_e = 8 \times 10^{18} / m^3$$
, $n_h = 5 \times 10^{18} / m^3$

$$\mu_e = 2.3 \frac{m^2}{volt - \sec}, \ \mu_h = 0.01 \frac{m^2}{volt - \sec}$$

 $:: n_e > n_h$ so semiconductor is *N*-type

Also conductivity
$$\sigma = \frac{1}{\text{Resistivity}(\rho)} = e(n_e \mu_e + n_h \mu_h)$$

$$\Rightarrow \frac{1}{\rho} = 1.6 \times 10^{-19} [8 \times 10^{18} \times 2.3 + 5 \times 10^{18} \times 0.01]$$
$$\Rightarrow \rho = 0.34 \ \Omega - m.$$

4. (b)
$$V_{ms} = \frac{V_0}{2} = \frac{200}{2} = 100V$$

1

15. (a) At knee point voltage across the diode is 0.7 *V*.

Hence voltage across resistance R is 5 - 0.7 = 4.3 V.

$$\Rightarrow$$
 using $V = iR \Rightarrow 4.3 = 1 \times 10^{\circ} \times R \Rightarrow R = 4.3 \ k\Omega$.

16. (d) In positive half cycle one diode is in forward biasing and other is in reverse biasing while in negative half cycle their polarity reverses, and direction of current is opposite through *R* for positive and negative half cycles so out put is not rectified.

Since R and R are different hence the peaks during positive half and negative half of the input signal will be different.

- 17. (b) In half wave rectifier $V_{dc} = \frac{V_0}{\pi} = \frac{10}{\pi}$
- **18.** (a) In common base mode $\alpha = 0.98$, $R = 5 k\Omega$, $R = 70\Omega$


: voltage gain
$$A_v = \alpha \times \frac{R}{R_{in}} = 0.98 \times \frac{5 \times 10^3}{70} = 70$$

Power gain = Current gain × Voltage gain

19. (a)
$$r_n = \varepsilon_r \left(\frac{n^2}{Z}\right) a_o = 12 \times \frac{(5^2)}{15} \times 0.53 = 10.6 \text{ Å}.$$

20. (c) (i)
$$V_{i} = -10 V$$
 and $V_{i} = -5 V$


Diodes D and D are reveres biased and D is forward biased.



$$\Rightarrow R_{AB} = R + \frac{R}{4} + \frac{R}{4} = \frac{3}{2}R.$$

(ii) When V = -5V and V = -10V

Diodes D is reverse biased D and D are forward biased




(iii) In this case equivalent resistance between A and B is also R.

Hence
$$(ii) = (iii) < (i)$$

According to the given polarity, diode D is forward biased 21. (b) while D is reverse biased. Hence current will pass through Donly.

So current
$$i = \frac{6}{(150 + 50 + 100)} = 0.02 A$$

22. Diode is in forwards biasing hence the circuit can be redrawn (a) as follows



(d) The diode D will conduct for positive half cycle of a.c. supply 23. because this is forward biased. For negative half cycle of a.c. supply, this is reverse biased and does not conduct. So out put would be half wave rectified and for half wave rectified out put

$$V_{ms} = \frac{V_0}{2} = \frac{200\sqrt{2}}{2} = \frac{200}{\sqrt{2}}$$

 $= 1.6 (\Omega - m)^{-1}$

24. (d)
$$\sigma = ne(\mu_e + \mu_h) = 2 \times 10^{19} \times 1.6 \times 10^{-19} (0.36 + 0.14)$$

$$R = \rho \frac{l}{A} = \frac{l}{\sigma A} = \frac{0.5 \times 10^{-3}}{1.6 \times 10^{-4}} = \frac{25}{8} \Omega$$

$$\therefore i = \frac{V}{R} = \frac{2}{25 / 8} = \frac{16}{25} A = 0.64 A$$

25.

$$\Rightarrow J_e = n_e q v_e \text{ and } J_h = n_h q v_h$$

(a) As we know current density J = nqv

$$\Rightarrow \frac{J_e}{J_h} = \frac{n_e}{n_h} \times \frac{v_e}{v_h} \Rightarrow \frac{3/4}{1/4} = \frac{n_e}{n_h} \times \frac{5}{20} \Rightarrow \frac{n_e}{n_h} = \frac{6}{5}$$

26.

27.

(b) Consider the case when Ge and Si diodes are connected as show in the given figure.

Equivalent voltage drop across the combination Ge and Si diode = 0.3 V

$$\Rightarrow$$
 Current $i = \frac{12 - 0.3}{5 k\Omega} = 2.34 mA$


 \therefore Out put voltage V = Ri= 5 $k\Omega \times 2.34 mA$ = 11.7 V

Now consider the case when diode connection are reversed. In this case voltage drop across the diode's combination = 0.7 V

$$\Rightarrow \text{Current } i = \frac{12 - 0.7}{5 \, k\Omega} = 2.26 \, mA$$

:
$$V_0 = iR = 2.26 \, mA \times 5 \, k\Omega = 11.3 \, V$$

Hence charge in the value of V = 11.7 - 11.3 = 0.4 V





$$i_{10} V = 14k\Omega$$

$$i_{2}$$

$$i_{2}$$

$$i_{2}$$

$$i_{2}$$

$$i_{3}$$

$$i_{4}k\Omega$$

$$i_{1}$$

$$i_{1}$$

From figure it is clear that current drawn from the battery

$$i = i_2 = \frac{10}{2} = 5mA$$
 and $i_1 = 0$.

29. (c)
$$i_b = \frac{5 - 0.7}{8.6} = 0.5 \, mA \implies I_c = \beta I_b = 100 \times 0.5 \, mA$$

By using
$$V_{CE} = V_{CC} - I_c R_L = 18 - 50 \times 10^{-3} \times 100 = 13V$$


30. (a)
$$I_e = 10^{10} \times 1.6 \times 10^{-19} \times \frac{1}{10^{-6}} = 1.6 \, mA \quad \left(\because I = \frac{Q}{t} \right)$$

Since 2% electrons are absorbed by base, hence 98% electrons reaches the collector *i.e.* α = 0.98

$$\Rightarrow I_c = \alpha I_e = 0.98 \times 1.6 = 1.568 \text{ mA} \approx 1.57 \text{ mA}$$

Also current amplification factor $\beta = \frac{\alpha}{1-\alpha} = \frac{0.98}{0.02} = 49$





36. (b) $\mu = r_p g_m = 50$

From
$$i_p = KV_p^{3/2} \Rightarrow \frac{\Delta V_p}{\Delta i_p} = r_p = \frac{2i_p^{-1/3}}{3K^{2/3}}$$

 $\Rightarrow g_m = \frac{\mu}{r_p} = \frac{3\mu K^{2/3} i_p^{1/3}}{2} = \frac{3}{2}\mu K^{2/3} \left[K^{1/3} (V_p + \mu V_g)^{1/2} \right]$
 $= \frac{3}{2}\mu K (V_p + \mu V_g)^{1/2} = 75 K (i/K)^{n}$

Because *i* was in *mA*, *g* is substituted as 5 m \odot

$$\Rightarrow 5 = 75K^{2/3}i_p^{1/3} = 75K^{2/3}(8)^{1/3} \Rightarrow K = \left(\frac{1}{30}\right)^{3/2}$$

Cut off grid voltage $V_G = -\frac{V_p}{\mu} = -\frac{300}{50} = -6V$

37. (d)
$$g_m = \left(\frac{\Delta i_p}{\Delta V_g}\right)_{V_p = \text{constant}} = \frac{(15 - 10) \times 10^{-3}}{0 - (-4)} = 1.25 \times 10^{-3} \Omega$$

$$\mu = \left(\frac{\Delta V_p}{\Delta V_g}\right)_{I_p = \text{constant}} = \frac{150 - 120}{0 - (-4)} = 7.5$$
$$\therefore r_p = \frac{\mu}{g_m} = \frac{7.5}{1.25 \times 10^{-3}} = 6000 \text{ ohms}$$

38. (d) The dynamic plate resistance is
$$r_p = \frac{\Delta V_p}{\Delta i_p}$$

Now for a vacuum diode
$$i_p = KV_p^{3/2} \Rightarrow V_p = \left(\frac{i_p}{K}\right)^{2/3}$$

$$\Rightarrow \frac{\Delta V_p}{\Delta i_p} = \frac{2}{3 K^{2/3}} i_p^{\left(\frac{2}{3}-1\right)}$$

$$\Rightarrow r_p = (\text{constant})I_p^{1/3} \Rightarrow r_p \propto \frac{1}{I_p^{1/3}}$$

(d)
$$t_p = [0.125 V_p - 7.5] \times 10^{-9} amp$$

Differentiating this equation *w.r.t. V*
 $\frac{\Delta i_p}{\Delta V_p} = 0.125 \times 10^{-3} \text{ or } \frac{1}{r_p} = 0.125 \times 10^{-3} \Rightarrow r_p = 8 k\Omega$

40. (b)
$$V_{peak} = \sqrt{2} \quad V_{ms} = \sqrt{2} \times 141.4 = 200 V$$

39.

41. (c) The emission current $i = AT^2Se^{-\phi/kT}$ For the two surfaces A = A, S = S, T = 800 K, $T_2 = 1600$ K, $\phi_1 / T_1 = \phi_2 / T_2$

Therefore,
$$\frac{i_2}{i_1} = \left(\frac{T_2}{T_1}\right)^2 = (2)^2 = 4 \implies i_2 = 4i_1 = 4 \ mA.$$

42. (a) The first data gives value of plate resistance


$$r_p = \frac{\Delta V_p}{\Delta i_p} = \frac{10}{0.8 \times 10^{-3}} = \frac{10^5}{8} \Omega$$
Also $g_m = \frac{\Delta i_p}{\Delta V_g}$ and $g_m = \frac{\mu}{r_p}$

 $Y = (A + B).\overline{AB}$

The given output equation can also be written as

 $Y = (A + B).(\overline{A} + \overline{B}) \qquad (\text{De morgan's theorem})$ $= A\overline{A} + A\overline{B} + B\overline{A} + B\overline{B} = 0 + A\overline{B} + \overline{A}B + 0 = \overline{A}B + A\overline{B}$ This is the expression for XOR gate.

32. (c)




The truth table can be written as

X	Y	\overline{X}	\overline{Y}	$P = \overline{X} + Y$	$Q = \overline{X.\overline{Y}}$	$R = \overline{P + Q}$
0	1	1	0	1	1	0
1	1	0	0	1	1	0
1	0	0	1	0	0	1
0	0	1	1	1	1	0

Hence X = 1, Y = 0 gives output R = 1

33. (d)



Hence option (d) is correct.

34. (b) The truth table of the circuit is given

A	В	С	$X = \overline{AB}$	$Y = \overline{BC}$	$Z = \overline{X + Y}$
0	0	0	1	1	0
1	0	0	1	1	0
0	0	1	1	1	0
1	0	1	1	1	0
0	1	0	1	1	0
1	1	0	0	1	0
0	1	1	1	0	0
1	1	1	0	0	1

Output Z of single three input gate is that of AND gate.

35.

(c) Output of upper OR gate = W + XOutput of lower OR gate = W + YNet output F = (W + X) (W + Y)= WW + WY + XW + XY (Since WW = W) = W(1 + Y) + XW + XY (Since 1 + Y = 1)

$$= W + XW + XY = W(1 + X) + XY = W + XY$$

43.

$$\Rightarrow \Delta V_g = \frac{\Delta i_p \times r_p}{\mu} = \frac{4 \times 10^{-3} \times 10^5 / 8}{8} = 6.25 V$$
(a) $I = 0.004 (V + 10V)^{3/2}$

$$\Rightarrow \frac{\Delta I_p}{\Delta V_g} = 0.004 \left[\frac{3}{2} (V_p + 10V_g)^{1/2} \times 10 \right]$$
$$\Rightarrow g_m = 0.004 \times \frac{3}{2} (120 + 10 \times -2)^{1/2} \times 10$$

 $\Rightarrow g_m = 6 \times 10^{-4} mho = 0.6 m mho$ Comparing the given equation of *I* with standard equation $I_p = K (V_p + \mu V_g)^{3/2} \text{ we get } \mu = 10$

Also from
$$\mu = r \times g \Rightarrow r_p = \frac{\mu}{g_m} = \frac{10}{0.6 \times 10^{-3}}$$

 $\Rightarrow r_p = 16.67 \times 10^3 \Omega = 16.67 \, k\Omega.$

44. (b)
$$\mu = r_P \times g_m = 20 \times 2.5 = 50$$

From
$$A = \frac{\mu R_L}{r_p + R_L} \Rightarrow r_p + R_L = \frac{\mu R_L}{A} = \frac{50R_L}{10} = 5R_L$$

 $\Rightarrow 4R_L = r_p \Rightarrow R_L = \frac{r_p}{4} = \frac{20}{4} = 5k\Omega$

45. (a) $A = \frac{\mu R_L}{r_p + R_L} = \frac{14 \times 12}{10 + 12} = \frac{84}{11}$. Peak value of output signal $V_0 = \frac{84}{11} \times 2\sqrt{2}V \implies V_{ms} = \frac{V_0}{\sqrt{2}} = \frac{84 \times 2}{11}V$

$$\Rightarrow r.m.s. \text{ value of current through the load}$$

$$84 \times 2$$

$$=\frac{84\times2}{11\times12\times10^3}A=1.27\,mA$$

46. (c)
$$r_p = \frac{\mu}{g_m} = \frac{64}{1600 \times 10^{-6}} = 4 \times 10^4 \Omega$$

Voltage gain
$$A_{\nu} = \frac{\mu}{1 + \frac{r_p}{R_L}} = \frac{64}{1 + \frac{4 \times 10^4}{40 \times 10^3}} = 32$$

... Output signal voltage

$$V_0 = A_v \times V_i = 32 \times 1 = 32 V(r.m.s.)$$

Signal power in load
$$=\frac{V_0^2}{R_L} = \frac{(32)^2}{40 \times 10^3} = 25.6 \, mW$$

47. (a)
$$i_p = k(V_p + \mu V_g)^{3/2} mA$$

$$\Rightarrow 4 = k(200 - 10 \times 4)^{n} = k \times (160)^{n} \quad \dots(i)$$

and $i_p = k(160 - 10 \times 7)^{3/2} = k \times (90)^{3/2}$

From equation (i) and (ii) we get

$$i_p = 4 \times \left(\frac{90}{160}\right)^{3/2} = 4 \times \left(\frac{3}{4}\right)^3 = 1.69 \, mA$$

48. (a) At
$$V_g = -3V$$
, $V_p = 300 V$ and $I_p = 5mA$

At $V_g = -1V$, for constant plate current *i.e.* $I_p = 5mA$ From $I_p = 0.125 V_p - 7.5$

- $\Rightarrow 5 = 0.125 V_p 7.5 \Rightarrow V_p = 100 V$
- \therefore change in plate voltage $\Delta V_p = 300 100 = 200V$

Change in grid voltage $\Delta V_g = -1 - (-3) = 2V$

So,
$$\mu = \frac{\Delta V_p}{\Delta V_g} = \frac{200}{2} = 100$$

,

1.

3.

....(ii)


19. (b) The slope of anode characteristic curve
$$=\frac{1}{r_p}$$

$$\Rightarrow r_p = \frac{1}{0.02 \, mA \, / V} = 50 \frac{V}{mA} = 50 \times 10^3 \frac{V}{A}$$

The slope of mutual characteristic curve = g_{-} = 1 × 10⁺ A/V.

$$\therefore \mu = r_n \times g_m = 50 \times 10^3 \times 10^{-3} = 50$$
.

50. (b) Voltage gain
$$A = \frac{V_o}{V_i} = \frac{R_f}{R_i} = \frac{100 \, k\Omega}{1 \, k\Omega} = 100$$
.




Graphical Questions

- (c) With rise in temperature, resistivity of semiconductors decreases exponentially.
- **2.** (b) Potential across the *PN* junction varies symmetrically linear, having *P* side negative and *N* side positive.
 - (c) *PN* junction has low resistance in one direction of potential difference +V, so a large current flows (forward biasing). It has a high resistance in the opposite potential difference direction -V, so a very small current flows (Reverse biasing).
- 4. (c) When input voltage is -10 V, the diode is reverse biased and no output is obtained. On the other hand, when input is +10 V, the diode is forward biased and output is obtained which is +10 V. Therefore the output is of the form as show in the following figure.



(a) In the depletion layer of *PN* junction, stationary, positive ions exists in the *N*-side and stationary negative ions exists in the *P* side.



6. (b) V_k = knee voltage = 0.3^{PM} junction

: Resistance
$$= \frac{\Delta V}{\Delta i} = \frac{(2.3 - 0.3)}{(10 - 0) \times 10^{-3}} = 200\Omega = 0.2k\Omega$$

Electronics 1603 SELF SCOR

 (b) Half wave rectifier, rectifies only the half cycle of input ac signal and it blocks the other half.

8. (c) As *R*C time constant of the capacitor is quite large $(\tau = RC = 10 \times 10^3 \times 10 \times 10^{-6} = 0.1 \, sec$), if will not discharge appreciably. Hence voltage remains nearly constant.

- 9. (b) In the positive half cycle of input *ac* signal diode *D* is forward biased and *D* is reverse biased so in the output voltage signal, *A* and *C* are due to *D*. In negative half cycle of Input *ac* signal *D* conducts, hence output signals *B* and *D* are due to *D*.
- (a) If *i* is the current in the diode and *V* is voltage drop across it, then for given figure voltage equation is

$$i \times 100 + V = 8 \Rightarrow i = -\frac{1}{100}V + \frac{8}{100} \Rightarrow i = -(0.01)V + 0.08$$

Thus the slope of *i*-V graph $= \frac{1}{R_L} = 0.01$

11. (b) The current at 2*V* is 400 *mA* and at 2.1 *V* it is 800 *mA*. The dynamic resistance in this region

$$R = \frac{\Delta V}{\Delta i} = \frac{(2.1 - 2)}{(800 - 400) \times 10^{-3}} = \frac{1}{4} = 0.25\Omega$$

12. (a) From the given waveforms, the following truth table can be made

Time interval	Inputs		Output
	А	В	Y
$0 \rightarrow T_{1}$	0	0	0
$T \rightarrow T_{a}$	0	1	0
$T_{a} \rightarrow T_{a}$	1	0	0
$T_{a} \rightarrow T_{a}$	1	1	1

This truth table is equivalent to 'AND' gate.

13. (d) 5 *volt* is low signal (0) and 10 *volt* is high signal (1) and taking 5 μ -sec as 1 unit. In a negative logic, low signal (0) gives high output (1) and high signal (1) gives low output (0). The output is therefore 1010010111.

14. (a)
$$g_m = \frac{\Delta i_p}{\Delta V_g} = \frac{(20 - 15) \times 10^{-3}}{(4 - 2)} = 2.5 \ millimho$$

15. (d) The cut off grid voltage is that negative grid bias corresponding to which the plate current becomes zero. At point *P*, $i_{i} = 0$

16. (a) According to Richardson-Dushman equation
$$J = AT^2 e^{-b/T}$$

Taking log of this equation $\log_e \frac{J}{T^2} = \log_e A - \frac{b}{T}$

i.e. graph between $\log_e \frac{J}{T^2}$ and $\frac{1}{T}$ will be a straight line having negative slope and positive intercept (log.*A*) on $\log_e \frac{J}{T^2}$ axis.

17. (c)
$$J = AT^2 e^{-b/T} \Rightarrow \frac{J}{T^2} \propto e^{-b/T}$$

i.e. $\frac{J}{T^2}$ will vary exponentially with $\frac{1}{T}$, having negative slope.

18. (c) This is the graph between *i* and *V* and *i* becomes zero at certain negative potential.

19. (a)
$$\mu = -\left(\frac{\Delta V_p}{\Delta V_g}\right)_{\Delta i_p = \text{const.}} = \frac{-(80 - 60)}{[-6 - (-4)]} = \frac{20}{2} = 10$$

20. (c) According to
$$|A_v| = \frac{\mu}{1 + \frac{r_p}{R_L}}$$

as *R* increases *A* also increases. When *R* becomes too high then *A* = maximum = μ

Hence only option (c) is correct.

 (c) With rise in temperature, work function decreases (nonlinearly).

22. (c)
$$R_p = \frac{V_p}{i_p} = \frac{50}{150 \times 10^{-3}} = 333.3 \,\Omega$$

23. (a)
$$i \propto T^2 \Rightarrow \frac{i}{i_0} = \left(\frac{T}{T_0}\right)^2$$

This is the equation of a parabola.

- (b) The band width is defined as the frequency band in which the amplifier gain remains above $\frac{1}{\sqrt{2}} = 0.707$ of the mid frequency gain (*A_*). The low frequency *f* at which the gain falls to $\frac{1}{\sqrt{2}}$ *i.e.* 0-707 times it's mid frequency value is called lower cut off frequency and the high frequency *f* at which the gain falls to $\frac{1}{\sqrt{2}}$ *i.e.* 0.707 times of it's mid frequency is known as higher cut off frequency so band width = f f.
- **25.** (c) *r* varies with *i* according to relation $r_p \propto i_p^{-1/3}$ *i.e.* when *i* increases, *r* decreases, hence graph *C* represents the variation of *r*.

 μ doesn't depends upon *i*, hence graph A is correct.

- **26.** (c) From the graph it is clear that of for $V_g = -4V$, $i_p = 0$, so cut off voltage is -4 *volt*.
- 27. (b) As temperature increases saturation current also increases.
- **28.** (c)

4.

24.

29. (a) Output signal voltage has phase difference of 180° with respect to input.

30. (d) Grid is maintained between 0 *volt* to certain negative voltage.

Assertion and Reason

- (d) In diode the output is in same phase with the input therefore it cannot be used to built NOT gate.
- 2. (a) According to law of mass action, $n_i^2 = n_e n_h$. In intrinsic semiconductors n = n = n and for *P*-type semiconductor n would be less than n, since n is necessarily more than n.
- **3.** (c) In common emitter transistor amplifier current gain $\beta > 1$, so output current > Input current, hence assertion is correct. Also, input circuit has low resistance due to forward biasing to emitter base junction, hence reason is false.

(a) Input impedance of common emitter configuration

$$= \frac{\Delta V_{BE}}{\Delta i_B} \bigg|_{V_{CE} = \text{constant}}$$

where ΔV_{BE} = voltage across base and emitter (base emitter region is forward biased)

 Δi_B = base current which is order of few microampere.

Thus input impedance of common emitter is low.

- Resistivity of semiconductors decreases with temperature. The (d) 5. atoms of a semiconductor vibrate with larger amplitudes at higher temperatures there by increasing it's conductivity not resistivity.
- (a) In semiconductors the energy gap between conduction band 6. and valence band is small ($\approx 1 eV$). Due to temperature rise, electron in the valence band gained thermal energy and may jump across the small energy gap, goes in to the conduction band. Thus conductivity increases and hence resistance decreases.
- 7. (b)

<u>/1 \</u>

8. (a) The ratio of the velocity to the applied field is called the mobility. Since electron is lighter than holes, they move faster in applied field than holes.

9.	(b)	Intrinsic semiconductor	+	Pentalvalent impurity	N-type semiconductor
		(Neutral)		(Neutral)	(Neutral)

- (a) At a particular temperature all the bonds of crystalline solids 10. breaks and show sharp melting point.
- (c) The energy gap for germanium is less (0.72 eV) than the 11. energy gap of silicon (1.1 eV). Therefore, silicon is preferred over germanium for making semiconductor devices.
- We cannot measure the potential barrier of a PN-junction by 12. (e) connecting a sensitive voltmeter across its terminals because in the depletion region, there are no free electrons and holes and in the absence of forward biasing, PN- junction offers infinite resistance
- 13. (e) The assertion is not true. In fact, semiconductor Obeys Ohm's law for low values of electric field (~ 10' V/m). Above this, the current becomes almost independent of electric field.
- Two PN-junctions placed back to back cannot work as NPN (d) 14 transistor because in transistor the width and concentration of doping of *P*-semiconductor is less as compared to width doping of *N*-type semiconductor type.
- Common emitter is prepared over common base because all (b) 15. the current, voltage and power gain of common emitter amplifier is much more than the gains of common base amplifier.
- 16. In PN-junction, the diffusion of majority carriers takes place (d) when junction is forward biased and drifting of minority carriers takes place across the function, when reverse biased. The reverse bias opposes the majority carriers but makes the minority carriers to cross the PN-junction. Thus the small current in μA flows during reverse bias.
- A transistor is a current operating device because the action of 17. (d) transistor is controlled by the charge carriers (electrons or holes). Base current is very much lesser than the collector current.
- These gates are called digital building blocks because using 18. (a) these gates only (either NAND or NOR) we can compile all other gates also (like OR, AND, NOT, XOR).
- (d) At OK, Germanium offers infinite resistance, and it behaves as 19. an insulator.
- In a transistor, the base is made extremely thin to reduce the 20. (a) combinations of holes and electrons. Under this condition, most of the holes (or electrons) arriving from the emitter diffuses across the base and reach the collector. Hence, the collector current, is almost equal to the emitter current, the base current being comparatively much smaller. This is the main reason that

power gain and voltage gain are obtained by a transistor. If the base region was made quite thick, then majority of carriers from emitter will combine with the carriers in the base and only small number of carriers will reach the collector, so there would be little collector current and the purpose of transistor would be defeated.


 $\langle \rangle$

21. (c) The current gain in common base circuit
$$\alpha = \left(\frac{\Delta I_C}{\Delta I_E}\right)_{V_C}$$

The change in collector current is always less than the change in emitter current.

 $\Delta I_C < \Delta I_E$. Therefore, $\alpha < 1$.

(d) The V-i characteristic of PN- diode depends whether the 22. junction is forward biased or reverse biased. This can be showed by graph between voltage and current.



When the reverse voltage across the zener diode is equal to or 23. (a) more than the breakdown voltage, the reverse current increases sharply.

24.

26.

(a)

1f

$$A = 0, Y = 1 \text{ and } A = 1, Y = 0.$$

25. (b) In vacuum tubes, vacuum is necessary and the working of semiconductor devices is independent of heating or vacuum.

(a)

$$A \circ X = \overline{A + B}$$

 $B \circ \overline{A + B} = A + B$
 $A \circ \overline{A + B} = A + B$

This is the Boolean expression for 'OR' gate.

(a) For detection of a particular wavelength (λ) by a *PN* photo 27. diode, energy of incident light > $E_{i} \Rightarrow \frac{hc}{E_{a}} > \lambda$

For
$$E_g = 2.8 \ eV, \frac{hc}{E_g} = \frac{6.6 \times 10^{-34} \times 3 \times 10^8}{2.8 \times 1.6 \times 10^{-19}} = 441.9 \ nm$$


i.e. $\frac{hc}{E_{r}} < 6000 \, nm$, so diode will not detect the wavelength of 6000Å.

28. (a)

29.

In forward biasing of PN junction current flows due to (b) diffusion of majority charge carriers. While in reverse biasing current flows due to drifting of minority charge carriers. The circuit given in the reason is a PNP transistor having emitter is more negative w.r.t. base so it is reverse biased and collector is more positive w.r.t. base so it is forward biased.


30. (c) Assertion is true but reason is false




If A = 1, B = 0, C = 1 then Y = 0

31. (b) Both assertion and reason are true but potential difference across the resistance is zero, because diode is in reverse biasing hence no current flows.


- 1. In a pure silicon $(n = 10^{\circ}/m)$ crystal at 300 K, 10° atoms of phosphorus are added per cubic meter. The new hole concentration will be
 - (a) 10^{-} per *m* (b) 10^{-} per *m*
 - (c) 10^o per m (d) 10^o per m
- **2.** In the Boolean algebra $(\overline{A} \cdot \overline{B}) \cdot A$ equals to
 - (a) $\overline{A+B}$ (b) A
 - (c) $\overline{A \cdot B}$ (d) A + B
- **3.** In a given circuit as shown the two input waveform *A* and *B* are applied simultaneously. The resultant waveform *Y* is



4. Two identical capacitors *A* and *B* are charged to the same potential *V* and are connected in two circuits at t = 0, as shown in figure. The charge on the capacitors at time t = CR are respectively



- 5. In transistor, forward bias is always smaller than the reverse bias. The correct reason is
 - $(a) \quad \mbox{To avoid excessive heating of transistor} \\$
 - (b) To maintain a constant base current
 - (c) To produce large voltage gain
 - (d) None of these
- **6.** In *NPN* transistor, if doping in base region is increased then collector current
 - (a) Increases (b) Decreases
 - (c) Remain same (d) None of these
- 7. In the following circuit *I* and *I* are respectively



ET Self Evaluation Test - 27


(a) 10 *mA* (b) 40 *mA*

8.

11.

13.

- (c) 80 *mA* (d) 160 *mA*
- **9.** A triode has a plate resistance of 10 $k\Omega$ and amplification factor 24. If the input signal voltage is 0.4 V(r.m.s.), and the load resistance is 10 k ohm, then, the output voltage (r.m.s.) is
 - (a) 4.8 V (b) 9.6 V
 - (c) 12.0 *V* (d) None of these
- 10. Pure sodium (*Na*) is a good conductor of electricity because the 3s and 3p atomic bands overlap to form a partially filled conduction band. By contrast the ionic sodium chloride (*NaCl*) crystal is
 - (a) Insulator (b) Conductor
 - (c) Semiconductor (d) None of these
 - Would there be any advantage to adding *n*-type or *p*-type impurities to copper
 - (a) Yes (b) No
 - (c) May be (d) Information is insufficient
- 12. In the following common emitter circuit if $\beta = 100$, $V_{\alpha} = 7V$, $V_{\alpha} =$ Negligible $R_{\alpha} = 2 k\Omega$ then $I_{\alpha} = ?$




- When a battery is connected to a *P*-type semiconductor with a metallic wire, the current in the semiconductor (predominantly), inside the metallic wire and that inside the battery respectively due to
 - (a) Holes, electrons, ions (b) Holes, ions, electrons
 - (c) Electrons, ions, holes (d) lons, electrons, holes

14. Is the ionisation energy of an isolated free atom different from the ionisation energy *E* for the atoms in a crystalline lattice


- (a) Yes (b) No
- (c) May be (d) None of these

In the following circuit, a voltmeter V is connected across a lamp L. 15. What change would occur in voltmeter reading if the resistance R is reduced in value




16. For given electric voltage signal dc value is

(c)




- When a silicon PN junction is in forward biased condition with 17. series resistance, it has knee voltage of 0.6 V. Current flow in it is 5 mA, when PN junction is connected with 2.6 V battery, the value of series resistance is
 - (a) 100 Ω (b) 200 Ω
 - (c) 400 Ω (d) 500 Ω
- 18. In the following circuit the equivalent resistance between A and B is




- In the following circuit of *PN* junction diodes *D*, *D* and *D* are ideal 19. then *i* is
 - λ R 777 D_2 $\overline{D_3}$ R ł٢

- (a) *E/R* (b) *E*/2*R*
- (c) 2*E/*3*R* (d) Zero

In circuit in following fig. the value of Y is 20.



- (d) Indeterminate as the circuit can't be realised
- A waveform shown when applied to the following circuit will produce which of the following output waveform. Assuming ideal diode configuration and $R_1 = R_2$



- 22. In a triode, cathode, grid and plate are at 0, -2 and 80 V respectively. The electrons is emitted from the cathode with energy 3 eV. The energy of the electron reaching the plate is
 - (a) 77 *eV* (b) 85 eV
 - (c) 81 *eV* (d) 83 eV
- The energy gap of silicon is 1.5 eV. At what wavelength the silicon 23. will stop to absorb the photon

(SET -27)

- (a) 8250 Å (b) 7250 Å
- (c) 6875.5 Å (d) 5000 Å

Answers and Solutions

21.

(c) By using mass action law $n_i^2 = n_e n_h$ 1.

$$\Rightarrow n_h = \frac{n_i^2}{n_e} = \frac{(10^{16})^2}{10^{21}} = 10^{11} \, per \, m^3$$

(b) $(\overline{\overline{A} \cdot \overline{B}}) \cdot A = (\overline{\overline{A} + B}) \cdot A = (\overline{A} + B) \cdot A$ 2.

 $= A \cdot A + AB = A + AB = A(1 + B) = A$

(a) (1 = high, 0 = low)з.

SELF SCORER 1608 Electronics

4

Input to A is in the sequence, 1,0,1,0.

Input to B is in the sequence, 1, 0, 0, 1.

Sequence is inverted by NOT gate.

Thus inputs to OR gate becomes 0, 1, 0, 1 and output of OR gate becomes 0, 1, 1, 1

Since for OR gate 0 + 1 = 1. Hence choice (a) is correct.

(b) Time t = CR is known as time constant. It is time in which charge on the capacitor decreases to $\frac{1}{e}$ times of it's initial

charge (steady state charge).

In figure (i) PN junction diode is in forward bias, so current will flow the circuit *i.e.*, charge on the capacitor decrease and in

time *t* it becomes
$$Q = \frac{1}{e}(Q_o)$$
; where $Q_o = CV$
 $\Rightarrow Q = \frac{CV}{e}$

In figure (ii) P-N junction diode is in reverse bias, so no current will flow through the circuit hence change on capacitor will not decay and it remains same *i.e.* CV after time t.

- 5. (a) If forward bias is made large, the majority charge carriers would move from the emitter to the collector through the base with high velocity. This would give rise to excessive heat causing damage to transistor.
- 6. (b) Number of holes in base region increases hence recombination of electron and hole are also increases in this region. As result base current increases which in turn decreases the collector current.
- 7. (d) Equivalent circuit can be redrawn as follows

$$i = \frac{2k\Omega}{2}$$

$$i = \frac{10}{2} = 5 mA = i_2$$

$$i = 0$$

$$i = 0$$

8. (c) In space charge limited region, the plate current is given by Child's law $i_p = KV_p^{3/2}$

Thus,
$$\frac{i_{p_2}}{i_{p_1}} = \left(\frac{V_{p_2}}{V_{p_1}}\right)^{3/2} = \left(\frac{600}{150}\right)^{3/2} = (4)^{3/2} = 8$$

or
$$i_{p_2} = i_{p_1} \times 8 = 10 \times 8 \ mA = 80 \ mA$$
.

9. (a) Use
$$V_0 = AV_s$$

1

Now
$$A = \frac{24 \times 10k}{10k + 10k} = \frac{24 \times 10}{20} = 12$$

Therefore, $V_0 = 12 \times 0.4 = 4.8 \ volt(r.m.s.)$

- 10. (a) In sodium chloride the Na^+ and Cl^- ions both have noble gas electron configuration corresponding to completely filled bands. Since the bands do not overlap, there must be a gap between the filled bands and the empty bands above them, so NaCl is an insulator.
- 11. (b) Pure *Cu* is already an excellent conductor, since it has a partially filled conduction band, furthermore, *Cu* forms a metallic crystal as opposed to the covalent crystals of silicon or germanium, so the scheme of using an impurity to donate or accept an electron does not work for copper. In fact adding

impurities to copper decreases the conductivity because an impurity tends to scatter electrons, impeding the flow of current.

(b)
$$V = V_{CE} + I_C R$$

12.

14.

19.

20.

$$\Rightarrow 15 = 7 + 1 \times 2 \times 10 \Rightarrow i = 4 \ mA$$

$$\beta = \frac{i_C}{i_B} \implies i_B = \frac{4}{100} = 0.04 \, mA$$


- 13. (a) Charge carriers inside the *P*-type semiconductor are holes (mainly). Inside the conductor charge carriers are electrons and for cell ions are the charge carriers.
 - (a) The ionisation energy of an isolated atom is different from it's value in crystalline lattice, because in the latter case each bound electron is influenced by many atoms in the periodic crystalline lattice.
- (a) Here the emitter base junction of *N-P-N* transistor is forward biased with battery V_i through resistance *R*. When the value of *R* is reduced, then the emitter current *i* will increase. As a result the collector current will also increase. (*i* = *i i*). Due to increase in *i*, the potential difference across *L* increases and hence the reading of voltmeter will increases.

16. (c)
$$V_{dc} = V_{ac} = \frac{2V_0}{\pi} = \frac{2 \times 6.28}{3.14} = 4V.$$


17. (c) $V_{dc} = V_{ac} = \frac{2V_0}{\pi} = \frac{2 \times 6.28}{3.14} = 4V.$
 $i = \frac{0.6V}{10^{-3}} = 400 \Omega.$

18. (c) According to the given figure A is at lower potential w.r.t. B. Hence both diodes are in reverse biasing, so equivalent, circuit can be redrawn as follows.

 \Rightarrow Equivalent resistance between *A* and *B*



(a) Diodes *D* and *D* are forward biased and *D* is reverse biased so the circuit can be redrawn as follows.



(a) Lower NOT gate inverts input^Eto¹ zero. NOT gate from NAND gate inverts this output to 1 upper NAND gate converts this input 1 and input 0 to 1.

Thus A = 1 and B = 1 become inputs of NAND gate giving final output as zero. Choice A is correct.

21. (d) The *P-N* junction will conduct only when it is forward biased *i.e.* when -5V is fed to it, so it will conduct only for 3rd quarter part of signal shown and when it conducts potential drop 5 *volt* will be across both the resistors, so output voltage across *R* is 2.5 *V*.

$$\therefore V_0 = -2.5 V$$

22. (d) There is a loss of kinetic energy of 2 eV from filament to grid. The energy of the electron after passing through the grid will be 3 - 2 = 1 eV

$$\begin{array}{c|c}
P \\
\hline
80 \\
V \\
\hline
C \\
F \\
\hline
0 \\
V
\end{array}$$

The potential difference between plate and grid is 80 - (-2) = 82V. The electron will gain energy 82 *eV* from the grid to the plate. The energy of electron reaching the plate = $1 + 82 = 83 \ eV$

23. (a)
$$\lambda = \frac{hc}{E} = \frac{6.6 \times 10^{-34} \times 3 \times 10^8}{1.5 \times 1.6 \times 10^{-19}} = 8.25 \times 10^{-7} m = 8250 \text{\AA}$$

The photon having wavelength equal to 8250\AA or more than this will not able to overcome the energy gap of silicon.